10.46243/jst.2025.v10.i04.pp34-44 registered
DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE
Resolves to https://jst.org.in/index.php/pub/article/view/1243
Held by Longman Publishers (India) · prefix 10.46243 live · DOI address https://doi.org/10.46243/jst.2025.v10.i04.pp34-44
Registered 29 Sep 2026 via crossref · record version 2 · last change 29 Sep 2026, 11:59 PM · record sha256 a1a35c00ccd0a2f8…
Resolve ⬇ Record (JSON) ⬇ Kernel Metadata Declaration (XML) Compare with Crossref Cite (APA · BibTeX · RIS · CSL)
What the DOI identifies
JournalArticle — an article in a journal · Digital · Visual
DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE (PrincipalTitle)
Published 2025-04-25
Part of Journal of Science & Technology · ISSN 2456-5660 · volume 10 · issue 4 · pages 34–44
Agents
- K.G.VENKATA KRISHNA (author)
- ANUSHA BATHALA (author)
- ASIRI NAIDU KOYYANA (author)
- VAMSI KRISHNA REDDY.S (author)
- Longman Publishers (publisher)
Identifiers DOI 10.46243/jst.2025.v10.i04.pp34-44
Abstract
The Reduced Instruction Set Computer (RISC) architecture prioritizes a compact, efficient set ofinstructions that execute in uniform cycles, enabling high-performance computing across devices—fromembedded systems to supercomputers. This research presents the design and implementation of a 32-bitRISC processor leveraging a pipelining technique to enhance throughput while maintainingcomputational efficiency. The proposed processor supports 16 arithmetic and logical operations andadheres to the Harvard architecture, featuring separate data and instruction memories for concurrent access.The processor incorporates a 32-bit ALU for arithmetic and logical computations, alongwith general-purpose registers and a dedicated flag register to track carry, zero, andparity statuses. The pipelined design divides instruction execution into multiple stages(fetch, decode, execute, memory access, and write-back), significantly improvinginstruction throughput. Each instruction is encoded uniformly, and the design supportsmultiple addressing modes for flexibility.
System metadata — ISO 26324:2025, Annex B · DOI Handbook 10.1
Each element by the standard's name (Annex B: reference elements, then administrative) and the Handbook's (in grey), read off the record above.
| Element | Value | In the record |
|---|---|---|
| DOI Name DOI name | 10.46243/jst.2025.v10.i04.pp34-44 | doi |
| Referent Type referentType | Creation | referent |
| Referent Sub-Type referentSubType | JournalArticle — an article in a journal | type |
| Referent Name(s) referentName(s) | DESIGN AND ANALYSIS OF 32 – BIT HIGH SPEED RISC PROCESSOR USING PIPELINING TECHNIQUE (PrincipalTitle) | titles |
| Basic Metadata basicMetadata | author: K.G.VENKATA KRISHNA author: ANUSHA BATHALA author: ASIRI NAIDU KOYYANA author: VAMSI KRISHNA REDDY.S publisher: Longman Publishers published: 2025-04-25 part of: Journal of Science & Technology · ISSN 2456-5660 · vol. 10 · no. 4 · pp. 34–44 form: Digital · Visual · Language | agents, dates, container, language, structural_type, modes, characters |
| Referent Identifier(s) alternateIdentifier(s) | none besides the DOI | identifiers, relations (IsSameAs) |
| Registration Authority registrationAuthorityCode | Crossref — issued by Crossref (member 25296); held here as a copy | record.source_agency (our code, ra_doi_name, for names issued here once appointed) |
| Created Date issueDate | 2025-08-26 | record.registered (when the DOI name was first registered) |
| relatedIdentifiers | none needed — the descriptive metadata is in this record | container, relations (only where the descriptive metadata lives at another identifier) |
complete Every System Metadata element is here, with the basic metadata a journal article needs.
Recommended for a journal article and not in this record: the language of the content.
The System Metadata Declaration (JSON) · the Kernel Metadata Declaration (XML) · what each sub-type needs
History — the ledger
Every change to this DOI, in order, as it was recorded. Entries are only ever added, never changed or removed.
| # | When | What | By | Changes |
|---|---|---|---|---|
| 1 | 29 Sep 2026, 10:00 PM | register registered at Crossref; record read from api.crossref.org | Administrator (admin) | 84 fields set · sha256 9f7c942e164c… |
| 2 | 29 Sep 2026, 11:59 PM | update record re-read from api.crossref.org | Administrator (admin) | container.titles.0.value: |
Machine-readable: the history as JSON, with the full record after each change.
