10.46243/jst.2022.v7.i03.pp16-21 registered
DESIGN AND IMPLEMENTATION OF BUCK CONVERTER TO POWER HIGH SPEED PROCESSOR
Resolves to https://www.jst.org.in/index.php/pub/article/view/391
Held by Longman Publishers (India) · prefix 10.46243 live · DOI address https://doi.org/10.46243/jst.2022.v7.i03.pp16-21
Registered 29 Sep 2026 via crossref · record version 2 · last change 29 Sep 2026, 11:59 PM · record sha256 b5d468e020bd7ad1…
Resolve ⬇ Record (JSON) ⬇ Kernel Metadata Declaration (XML) Compare with Crossref Cite (APA · BibTeX · RIS · CSL)
What the DOI identifies
JournalArticle — an article in a journal · Digital · Visual · en
DESIGN AND IMPLEMENTATION OF BUCK CONVERTER TO POWER HIGH SPEED PROCESSOR (PrincipalTitle)
Published 2022-05-25
Part of Journal of Science & Technology · ISSN 2456-5660 · volume 7 · issue 3 · pages 16–21
Agents
- Ragavendra sooda Mallappa S P Ragavendra sooda Mallappa S P (author)
- Longman Publishers (publisher)
Identifiers DOI 10.46243/jst.2022.v7.i03.pp16-21
Abstract
With technological change, there is an additional scope for power management chip. Because of this there is an Erge need for buck converter. In this proposed paper the DC -DC converter is designed for 0.9v. The launch was done using a cadence tool with 90nm technology. Switches used by PMOS and NMOS design of the proposed system. The setting voltage given to the circuit is 1.8v and the output must be 0.9v. The down-to-earth converter is mainly designed for the provision of low power, personal computers, communications and medical electronics in the electronics industry. The input supply will vary and the output will be a DC controlled power supply. Journal of Science and Technology ISSN: 2456-5660 Volume 7, Issue 03 (MAY 2022) www.jst.org.in DOI:https://doi.org/10.46243/jst.2022.v7.i03.pp16-21 Published by: Longman Publishers www.jst.org.in P a g e 17 | 6 cannot be represente d via the identical resistance. based definitely evaluation / simulation tools were utilized in electricity circuits for many years. inside the area of evaluation / virtual simulation tools defined inside the literature. The simulation package deal deal is used to calculate circuit wave paperwork, the ability and stability of the superior gadget. Buck converter comes to be brought the use of the evol utionary method. Allow us to don't forget a circuit in Fig.1, which incorporates a unmarried dual pole. inside the cycle in Fig. 1, the output voltage is equal to the enter voltage even as the switch is in function A and zero whilst the switch is in featur e B. with the resource of changing the duration of time the switch is in position A and B, it can be seen that the everyday output voltage might also vary, however the output voltage isn't easy till. The output voltage consists of a critical voltage with a square-voltage located above it. commonly, the preferred result is dc electric powered powered electricity with none sound content material and the circuit in Fig. 1 ought to be nicely adjusted. II. RELATED WORK Naeim Safari [1] made a suggestion on the topic concerning the development of the DC / DC buck converter for low electricity 65nm CMOS technique Switching mode DC / DC converters are crucial additives in transportable electronics, so their strength works properly , correct, and lower priced for a ll necessities. the principle aim of this thesis is to address these critical demanding situations. This thesis makes a speciality of the many feedback loop techniques utilized in Voltage mode manage and contemporary mode manage examples of DC / DC switching modes. similarly, it discusses the shade converter structure and attempts to find a much less high priced tread solution. In very low electricity programs, the DC power stage is decreased. primarily based in this examine, a voltage of 20 MHz is recomme nded. In CMOS mode sixty five nm DC / DC dollar converter with fixed on-chip amplifier errors. M M Islam [2] proposed a DC -DC buck Converter for 2 phases of energy Amplifier Modulation. the author provided a hypothesis, machine, structure and notion to set the benchmark for the incorporated DC -DC greenback converter. This converter could be used as a stock transportable module for the cell speaker. The gadget is completed the use of a 45nm CMOS reboot. Pmos and nmos switches are grew to become on and rancid simultaneously in changing DC power. A second application of the LC kind filter out is carried out to the path inside the air con component from harvesting. A two -segment separation is done to reduce the inflammatory voltage of the impact. The Beat Width Tweak (PWM) approach is used to generate a manage sign. The most operating voltage of the converter is three.3-4.2V and may deliver an output voltage of zero.five-3V in line with 2W of strength for intense consequences. It has a totally high current load o f 700mA. The frequency converter can vary from 10MHz to 100MHz. The wave voltage is much less than 10mV of 50MHz alternating frequency. The converter suggests suitable effects with a energy density and a rated output of one.65W / mm2 and 88.5%. X Ding.et.al [3] delivered the 40nm CMOS Hysteretic dollar DC -DC Converter with digital -controlled powerusing-Tracked-period Pump. the writer proposed a quick voltage -mode hysteretic dollar transformer with a pc managed energy-riding-observed span (PDTD) cutting-edge sponge auxiliary is proposed. The modern -day term for installing a siphon is strictly limited to the using signal of the energy degree. It goals to enhance the response time restrained via the big inductor used in preferred colour converters and to reduc e the unique undershoot / overshoot impact located inside the cutting -edge traditional siphon installation technique. The converter is made the use of TSMC 40nm CMOS with a silicon vicinity of 830μm × 620μm. the
System metadata — ISO 26324:2025, Annex B · DOI Handbook 10.1
Each element by the standard's name (Annex B: reference elements, then administrative) and the Handbook's (in grey), read off the record above.
| Element | Value | In the record |
|---|---|---|
| DOI Name DOI name | 10.46243/jst.2022.v7.i03.pp16-21 | doi |
| Referent Type referentType | Creation | referent |
| Referent Sub-Type referentSubType | JournalArticle — an article in a journal | type |
| Referent Name(s) referentName(s) | DESIGN AND IMPLEMENTATION OF BUCK CONVERTER TO POWER HIGH SPEED PROCESSOR (PrincipalTitle, en) | titles |
| Basic Metadata basicMetadata | author: Ragavendra sooda Mallappa S P Ragavendra sooda Mallappa S P publisher: Longman Publishers published: 2022-05-25 part of: Journal of Science & Technology · ISSN 2456-5660 · vol. 7 · no. 3 · pp. 16–21 language: en form: Digital · Visual · Language | agents, dates, container, language, structural_type, modes, characters |
| Referent Identifier(s) alternateIdentifier(s) | none besides the DOI | identifiers, relations (IsSameAs) |
| Registration Authority registrationAuthorityCode | Crossref — issued by Crossref (member 25296); held here as a copy | record.source_agency (our code, ra_doi_name, for names issued here once appointed) |
| Created Date issueDate | 2024-02-16 | record.registered (when the DOI name was first registered) |
| relatedIdentifiers | none needed — the descriptive metadata is in this record | container, relations (only where the descriptive metadata lives at another identifier) |
complete Every System Metadata element is here, with the basic metadata a journal article needs.
The System Metadata Declaration (JSON) · the Kernel Metadata Declaration (XML) · what each sub-type needs
History — the ledger
Every change to this DOI, in order, as it was recorded. Entries are only ever added, never changed or removed.
| # | When | What | By | Changes |
|---|---|---|---|---|
| 1 | 29 Sep 2026, 10:00 PM | register registered at Crossref; record read from api.crossref.org | Administrator (admin) | 103 fields set · sha256 5512fb35bd04… |
| 2 | 29 Sep 2026, 11:59 PM | update record re-read from api.crossref.org | Administrator (admin) | container.titles.0.value: |
Machine-readable: the history as JSON, with the full record after each change.
