{
    "ok": true,
    "doi": "10.46243/jst.2021.v6.i01.pp185-194",
    "doi_display": "10.46243/jst.2021.v6.i01.pp185-194",
    "doi_url": "https://doi.org/10.46243/jst.2021.v6.i01.pp185-194",
    "state": "registered",
    "url": "https://www.jst.org.in/index.php/pub/article/view/344",
    "title": "TWO-STEP TDC CMOS RESOLUTION WITH BUILT-IN COARSE GAIN CALIBRATION BY PULSE-SHRINKING FINE STAGE",
    "version": 2,
    "registered_via": "crossref",
    "prefix": {
        "prefix": "10.46243",
        "status": "live"
    },
    "registrant": {
        "name": "Longman Publishers",
        "kind": "publisher",
        "country": "India"
    },
    "reserved_at": null,
    "registered_at": "2026-09-29 22:00:37",
    "updated_at": "2026-09-29 23:59:57",
    "withdrawn_at": null,
    "withdrawn_reason": null,
    "record": {
        "format": "smartscholars-doi-metadata/1.0",
        "doi": "10.46243/jst.2021.v6.i01.pp185-194",
        "referent": "Creation",
        "type": "JournalArticle",
        "structural_type": "Digital",
        "modes": [
            "Visual"
        ],
        "characters": [
            "Language"
        ],
        "titles": [
            {
                "value": "TWO-STEP TDC CMOS RESOLUTION WITH BUILT-IN COARSE GAIN CALIBRATION BY PULSE-SHRINKING FINE STAGE",
                "type": "PrincipalTitle",
                "lang": "en"
            }
        ],
        "identifiers": [
            {
                "type": "DOI",
                "value": "10.46243/jst.2021.v6.i01.pp185-194"
            }
        ],
        "agents": [
            {
                "role": "author",
                "name": {
                    "given": "",
                    "family": "Dr.RANGANAHAN"
                },
                "sequence": "first"
            },
            {
                "role": "author",
                "name": {
                    "given": "Dr.EDARA",
                    "family": "KRISHNA REDDY"
                },
                "sequence": "additional"
            },
            {
                "role": "author",
                "name": {
                    "given": "Dr.SHIVA",
                    "family": "SUBRAMANIAN"
                },
                "sequence": "additional"
            },
            {
                "role": "author",
                "name": {
                    "given": "G",
                    "family": "PRAKASH"
                },
                "sequence": "additional"
            },
            {
                "role": "author",
                "name": {
                    "given": "K",
                    "family": "ESWARAIAH"
                },
                "sequence": "additional"
            },
            {
                "role": "author",
                "name": {
                    "given": "Dr.P",
                    "family": "ADAIKALAKUMAR"
                },
                "sequence": "additional"
            },
            {
                "role": "publisher",
                "name": {
                    "org": "Longman Publishers"
                }
            }
        ],
        "dates": {
            "published": "2021-01-03",
            "date_type": "PublicationDate",
            "online": "2021-01-03"
        },
        "language": "en",
        "container": {
            "type": "Journal",
            "titles": [
                {
                    "value": "Journal of Science & Technology",
                    "type": "PrincipalTitle"
                }
            ],
            "identifiers": [
                {
                    "type": "ISSN",
                    "value": "2456-5660",
                    "medium": "electronic"
                }
            ],
            "volume": "06",
            "issue": "01",
            "pages": {
                "first": "185",
                "last": "194"
            }
        },
        "links": [
            {
                "url": "https://www.jst.org.in/index.php/pub/article/view/344",
                "return_type": "text/html",
                "primary": true
            },
            {
                "url": "https://www.jst.org.in/index.php/pub/article/download/344/306",
                "purpose": "text-mining",
                "return_type": "application/pdf"
            },
            {
                "url": "https://www.jst.org.in/index.php/pub/article/download/344/2915",
                "purpose": "text-mining",
                "return_type": "application/xml"
            },
            {
                "url": "https://www.jst.org.in/index.php/pub/article/view/344/306",
                "purpose": "similarity-checking"
            }
        ],
        "abstract": {
            "value": "This article proposes a computerized converter (TDC) solution that can meet a broad range of knowledge and fine-time goals at the same time. The proposed TDC utilizes a beat contracting (PS) plot for a precise target and two-advance (TS) engineering for a larger range in the second phase. The suggested PS TDC solves the undesired non-uniform contracting rate issue that plagues conventional PS TDCs by using an assumed counterbalance beat and a balance beat width detecting method. Due to sign spread and extension fraud between coarse and fine phases, the proposed TS architecture achieves nonlinearity with a few methods, resulting in an inferred coarse increase adjustment mechanism. The replication findings in a 0.18-m normal CMOS innovation show 2.0-ps targetsand 16-piece go connected to 130-ns input time interim of 0.08-mm2 area in a TDC modification. With an 18.0 maws 1.8-V supply, it has a single-shot accuracy of 1.44 ps and operates at 3.3 MS/s.",
            "lang": "en"
        },
        "license": {
            "url": "https://creativecommons.org/licenses/by/4.0",
            "start": "2021-01-03",
            "applies_to": "vor"
        },
        "references": [
            {
                "key": "ref1",
                "doi": "10.1109/jssc.2004.836345",
                "unstructured": "R. B. Staszewski et al., “All-digital TX frequency synthesizer anddiscrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, Dec. 2004"
            },
            {
                "key": "ref2",
                "doi": "10.1587/elex.15.20182001",
                "unstructured": "K. Asada, T. Nakura, T. Iizuka, and M. Ikeda, “Time-domain approach for analog circuits in deep sub-micron LSI,” IEICE Electron. Express, vol. 15, no. 6, pp. 1–21, 2018"
            },
            {
                "key": "ref3",
                "doi": "10.1109/19.650815",
                "unstructured": "P. Palojärvi, K. Määttä, and J. Kostamovaara, “Integrated time-of-flight laser radar,” IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996–999, Aug. 1997"
            },
            {
                "key": "ref4",
                "doi": "10.1109/isec.2013.6604259",
                "unstructured": "K. Sano et al., “Design and high-speed tests of a single-flux-quantum time-to-digital converter for time-of-flight mass spectrometry,” in Proc. IEEE 14th Int. Superconductive Electron. Conf. (ISEC), Jul. 2013, pp. 1–3"
            },
            {
                "key": "ref5",
                "doi": "10.1109/jssc.2015.2496788",
                "unstructured": "M.-W. Seo et al., “A 10 ps time-resolution CMOS image sensor withtwo-tap true-CDS lock-in pixels for fluorescence lifetime imaging,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 141–154, Jan. 2016"
            },
            {
                "key": "ref6",
                "doi": "10.1109/tcsi.2014.2304656",
                "unstructured": "Y. Kim and T. W. Kim, “An 11 b 7 ps resolution two-step time-to digital converter with 3-D Vernier space,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326–2336, Aug. 2014"
            },
            {
                "key": "ref7",
                "doi": "10.1109/jssc.2010.2047435",
                "unstructured": "L. Vercesi, A. Liscidini, and R. Castello, “Two-dimensions Vernier time-to-digital converter,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1504–1512, Aug. 2010"
            },
            {
                "key": "ref8",
                "doi": "10.1109/tcsi.2012.2215737",
                "unstructured": "B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, “A high-linearity,17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 557–569, Mar. 2013"
            },
            {
                "key": "ref9",
                "doi": "10.1016/j.mejo.2015.06.016",
                "unstructured": "C.-T. Ko, K.-P. Pun, and A. Gothenberg, “A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration,” Microelectron. J., vol. 46, no. 12, pp. 1469–1480, Dec. 2015"
            },
            {
                "key": "ref10",
                "doi": "10.1109/tcsii.2013.2296192",
                "unstructured": "C.-C. Chen, S.-H. Lin, and C.-S. Hwang, “An area-efficient CMOS timeto- digital converter based on a pulse-shrinking scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014"
            },
            {
                "key": "ref11",
                "doi": "10.1109/asscc.2016.7844198",
                "unstructured": "T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A fine-resolution pulse shrinking time-to-digital converter with completion detection utilizing built-in offset pulse,” in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2016, pp. 313–316"
            },
            {
                "key": "ref12",
                "doi": "10.1109/82.868466",
                "unstructured": "P. Chen, S.-I. Liu, and J. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954–958, Sep. 2000"
            },
            {
                "key": "ref13",
                "doi": "10.1109/jssc.2006.874281",
                "unstructured": "J.-P. Jansson, A. Mäntyniemi, and J. Kostamovaara, “A CMOS time-to-digital converter with better than 10 ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286–1296, Jun. 2006"
            },
            {
                "key": "ref14",
                "doi": "10.1109/vlsid.2006.28",
                "unstructured": "V. Ramakrishnan and P. T. Balsara, “A wide-range, high-resolution,compact, CMOS time to digital converter,” in Proc. 19th Int. Conf. VLSI Design (VLSID), Jan. 2006, pp. 197–202"
            },
            {
                "key": "ref15",
                "doi": "10.1007/978-90-481-8628-0",
                "unstructured": "S. Henzler, Time-to-Digital Converters. Amsterdam, The Netherlands: Springer, 2010. 193 | 10 194 | 10"
            }
        ],
        "record": {
            "registrant": "Longman Publishers",
            "registered": "2026-09-10",
            "updated": "2026-09-20",
            "issue_number": 1,
            "source": "crossref-api",
            "source_agency": "Crossref (member 25296)"
        }
    },
    "record_sha256": "df0a494523ae7ddf63ee69c40b9b7d6f40859832f901d7e89b175420f0705de7",
    "handle": {
        "synced_at": "2026-10-01 18:13:49",
        "url": "https://www.jst.org.in/index.php/pub/article/view/344"
    },
    "links": {
        "record_page": "https://registry.smartscholars.in/record.php?doi=10.46243%2Fjst.2021.v6.i01.pp185-194",
        "system_metadata": "https://registry.smartscholars.in/resolve.php?doi=10.46243%2Fjst.2021.v6.i01.pp185-194&as=system",
        "history": "https://registry.smartscholars.in/api.php?action=history&doi=10.46243%2Fjst.2021.v6.i01.pp185-194",
        "kernel_xml": "https://registry.smartscholars.in/resolve.php?doi=10.46243%2Fjst.2021.v6.i01.pp185-194&as=xml"
    }
}