{ "ok": true, "doi": "10.46243/jstj.2019.v4.i4.103", "events": [ { "seq": 1, "kind": "register", "at": "2026-09-29 22:00:32", "by": "Administrator (admin)", "by_kind": "user", "note": "registered at Crossref; record read from api.crossref.org", "changes": [ { "path": "abstract.lang", "from": null, "to": "en" }, { "path": "abstract.value", "from": null, "to": "Comparator is a fundamental building block in ADCs. Comparator is a device that compares two voltages or currents and gives a digital output that indicates which of the input is larger. In design of ADCs, comparators of low power consumption, high speed are used. In high speed analog to digital converters, comparator design has a crucial influence on the overall performance that can be achieved. In this paper, we have proposed a new low power, high speed single tail and double tail comparators using power gating techniques. The comparison of speed and power consumed by proposed fine grain and coarse grain double tail comparators with traditional comparators like single tail and double tail comparators is also presented." }, { "path": "agents.0.name.family", "from": null, "to": "G.Sharmila" }, { "path": "agents.0.name.given", "from": null, "to": "" }, { "path": "agents.0.role", "from": null, "to": "author" }, { "path": "agents.0.sequence", "from": null, "to": "first" }, { "path": "agents.1.name.family", "from": null, "to": "KVR.Rajesh" }, { "path": "agents.1.name.given", "from": null, "to": "" }, { "path": "agents.1.role", "from": null, "to": "author" }, { "path": "agents.1.sequence", "from": null, "to": "additional" }, { "path": "agents.2.name.family", "from": null, "to": "B.Sangeeth Kumar" }, { "path": "agents.2.name.given", "from": null, "to": "" }, { "path": "agents.2.role", "from": null, "to": "author" }, { "path": "agents.2.sequence", "from": null, "to": "additional" }, { "path": "agents.3.name.org", "from": null, "to": "Longman Publishers" }, { "path": "agents.3.role", "from": null, "to": "publisher" }, { "path": "characters.0", "from": null, "to": "Language" }, { "path": "container.identifiers.0.medium", "from": null, "to": "electronic" }, { "path": "container.identifiers.0.type", "from": null, "to": "ISSN" }, { "path": "container.identifiers.0.value", "from": null, "to": "2456-5660" }, { "path": "container.issue", "from": null, "to": "04" }, { "path": "container.pages.first", "from": null, "to": "39" }, { "path": "container.pages.last", "from": null, "to": "47" }, { "path": "container.titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "container.titles.0.value", "from": null, "to": "Journal of Science & Technology" }, { "path": "container.type", "from": null, "to": "Journal" }, { "path": "container.volume", "from": null, "to": "04" }, { "path": "dates.date_type", "from": null, "to": "PublicationDate" }, { "path": "dates.online", "from": null, "to": "2019-07-12" }, { "path": "dates.published", "from": null, "to": "2019-07-12" }, { "path": "doi", "from": null, "to": "10.46243/jstj.2019.v4.i4.103" }, { "path": "format", "from": null, "to": "smartscholars-doi-metadata/1.0" }, { "path": "identifiers.0.type", "from": null, "to": "DOI" }, { "path": "identifiers.0.value", "from": null, "to": "10.46243/jstj.2019.v4.i4.103" }, { "path": "language", "from": null, "to": "en" }, { "path": "license.applies_to", "from": null, "to": "vor" }, { "path": "license.start", "from": null, "to": "2019-07-12" }, { "path": "license.url", "from": null, "to": "https://creativecommons.org/licenses/by/4.0/" }, { "path": "links.0.primary", "from": null, "to": true }, { "path": "links.0.return_type", "from": null, "to": "text/html" }, { "path": "links.0.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/view/103" }, { "path": "links.1.purpose", "from": null, "to": "text-mining" }, { "path": "links.1.return_type", "from": null, "to": "application/pdf" }, { "path": "links.1.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/103/90" }, { "path": "links.2.purpose", "from": null, "to": "text-mining" }, { "path": "links.2.return_type", "from": null, "to": "application/xml" }, { "path": "links.2.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/103/3257" }, { "path": "links.3.purpose", "from": null, "to": "similarity-checking" }, { "path": "links.3.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/view/103/90" }, { "path": "modes.0", "from": null, "to": "Visual" }, { "path": "record.issue_number", "from": null, "to": 1 }, { "path": "record.registered", "from": null, "to": "2026-09-07" }, { "path": "record.registrant", "from": null, "to": "Longman Publishers" }, { "path": "record.source", "from": null, "to": "crossref-api" }, { "path": "record.source_agency", "from": null, "to": "Crossref (member 25296)" }, { "path": "record.updated", "from": null, "to": "2026-09-20" }, { "path": "references.0.key", "from": null, "to": "ref1" }, { "path": "references.0.unstructured", "from": null, "to": "Behzad iRazavi, i“Design iof iAnalog iCMOS iIntegrated iCircuits,” iTata iMcGraw-Hill, iInc., i2002" }, { "path": "references.1.key", "from": null, "to": "ref2" }, { "path": "references.1.unstructured", "from": null, "to": "HeungJun iJeon iYong-Bin iKim, i“A iCMOS iLow-power iLow-offset iand iHigh-speed iFully iDynamic iLatched iComparator,” iIEEE iInternational iSOC iConference, ipp. i285, iSeptember i2010" }, { "path": "references.10.key", "from": null, "to": "ref11" }, { "path": "references.10.unstructured", "from": null, "to": "Jun iHe, iSanyi iZhan, iDegang iChen, iand iR.L. iGeiger, i“Analyses iof iStatic iand iDynamic iRandom iOffset iVoltages iin iDynamic iComparators,” iIEEE iTrans. iCircuits iSyst. iI: iReg.Papers, ivol. i56, ipp. i911-919, iMay i2009" }, { "path": "references.11.key", "from": null, "to": "ref12" }, { "path": "references.11.unstructured", "from": null, "to": "“Comparators,\" iMT-083 iTutorial, iAnalog iDevices iInc, i2009, i[Online]. iAvailable: ihttp://www.analog.com/static/importedfiles/tutorials/MT-083.pdf i" }, { "path": "references.12.key", "from": null, "to": "ref13" }, { "path": "references.12.unstructured", "from": null, "to": "G. iYin, iF. iEynde, iand iW. iSansen, i“A ihigh-speed iCMOS icomparator iwith i8-b iresolution,” iIEEE iJ. iSolid-State iCircuits, ivol. i27, ino. i2, ipp. i208–211, iFeb. i1992" }, { "path": "references.13.key", "from": null, "to": "ref14" }, { "path": "references.13.unstructured", "from": null, "to": "B. iMurmannet ial., i\"Impact iof iscaling ion ianalog iperformance iand iassociated imodeling ineeds,\" iIEEE iTrans. iElectron iDevices, ivol. i53, ino. i9, ipp. i2160-2167, iSep. i2006" }, { "path": "references.14.key", "from": null, "to": "ref15" }, { "path": "references.14.unstructured", "from": null, "to": "Schinkel, iE. iMensink, iE. iKiumperink, iE. ivan iTuijl iand iB. iNauta, i“A iDouble-Tail iLatch-Type iVoltage iSense iAmplifier iwith i18ps iSetup+Hold iTime,” iISSCC iDig. iTech.Papers, ipp. i314-315 iand i605, iFeb. i2007" }, { "path": "references.15.key", "from": null, "to": "ref16" }, { "path": "references.15.unstructured", "from": null, "to": "*S. iAruna iKumari, iRavi iTejesviValiveti, iD. iVenakta iChari, i“An iOptimized iFully iDymnamic iLatched iComparator ifor iHigh iSpeed iFlash iand iPipeline iData iConversion iApplications”, iIJERT, ipp. i1161-1167, iVolume i3, iIssue i11, iNovember- i2014" }, { "path": "references.16.key", "from": null, "to": "ref17" }, { "path": "references.16.unstructured", "from": null, "to": "Gokavarapu. iTejaswi, iA.Syamkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iIJPES, ipp. iVolume i10 i/Issue i1 i/ iMAY i2018" }, { "path": "references.17.key", "from": null, "to": "ref18" }, { "path": "references.17.unstructured", "from": null, "to": "M.Ragulkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iAJETR, ipp. iVol. i16, iNo.2, i2016. 1Sharmila iGurubelli iis icurently i ipursuing iM.Tech ifinal iyear i(VLSI i& iES) iin iSanketika iInstitute iof iTechnology iand iManagement, iVisakhapatnam. iShe iis iintrested iin ithe iarea iof icommunications, iantennas, ianalog icircuits,VLSI. iShe ireceived iSilver, iGold, iplatinum icertificates ioffered iby iBSNL i–iAICTE i(EETP). i" }, { "path": "references.2.key", "from": null, "to": "ref3" }, { "path": "references.2.unstructured", "from": null, "to": "Philip iE. iAllen iand iDouglas iR. iHolberg, i“CMOS iAnalog iCircuit iDesign,” i2nd iEdition, iOxford iUniversity iPress, iFirst iIndian iEdition, i2010" }, { "path": "references.3.key", "from": null, "to": "ref4" }, { "path": "references.3.unstructured", "from": null, "to": "T. iKobayashi, iK. iNogami, iT.Shirotori, iand iY. iFujimoto, i“A icurrent icontrolled ilatch isense iamplifier iand ia istatic ipower-saving iinput ibuffer ifor ilow-power iarchitectures,” iIEEE iJ. iSolid-State iCircuits, ivol. i28, ino. i4 ipp. i523–527, iApr. i1993" }, { "path": "references.4.key", "from": null, "to": "ref5" }, { "path": "references.4.unstructured", "from": null, "to": "S. iSheikhaei, iS. iMirabbasi, iand iA. iIvanov, i“A i0.35μm iCMOS iComparator iCircuit ifor iHigh-Speed iADC iApplications,” iIEEE iInternational iSymposium ion iCircuits iand iSystems, ipp. i6134-6137, iMay i2005. i" }, { "path": "references.5.key", "from": null, "to": "ref6" }, { "path": "references.5.unstructured", "from": null, "to": "P.M. iFigueiredo, iVital, iJ.C. i“Low ikickback inoise itechniques ifor iCMOS ilatched icomparators”, iCircuits iand iSystems, i2004" }, { "path": "references.6.key", "from": null, "to": "ref7" }, { "path": "references.6.unstructured", "from": null, "to": "H.P. iLe, iA. iZayegh iand iJ. iSingh i, i“Performance ianalysis iof ioptimized iCMOS icomparator”, iIEEE iE. iLetters, iVol. i39, iIssue i11, ipp. i833 i–i835, i2003" }, { "path": "references.7.key", "from": null, "to": "ref8" }, { "path": "references.7.unstructured", "from": null, "to": "Allen, iP.E., iHolberg, iD.R., iCMOS iAnalog iCircuit iDesign i2nd ied., iNew iYork: iOxford iUniversity iPress, i2002" }, { "path": "references.8.key", "from": null, "to": "ref9" }, { "path": "references.8.unstructured", "from": null, "to": "“The iDesign iof ia iTwo-Stage iComaprator,” i[Online]. iAvailable: ihttp://people.rit.edu/ssm8867/pdf/analogbody.pdf" }, { "path": "references.9.doi", "from": null, "to": "10.1109/jssc.2004.829399" }, { "path": "references.9.key", "from": null, "to": "ref10" }, { "path": "references.9.unstructured", "from": null, "to": "B. iWicht, iT. iNirschl, iand iD. iSchmitt-Landsiedel, i“Yield iand ispeed ioptimization iof ia ilatch-type ivoltage isense iamplifier,” iIEEE iJ. iSolid-State iCircuits, ivol. i39, ipp. i1148-1158, iJuly i2004" }, { "path": "referent", "from": null, "to": "Creation" }, { "path": "structural_type", "from": null, "to": "Digital" }, { "path": "titles.0.lang", "from": null, "to": "en" }, { "path": "titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "titles.0.value", "from": null, "to": "Design of Low Power, High Speed Fine Grain and Coarse Grain Double Tail Comparator" }, { "path": "type", "from": null, "to": "JournalArticle" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jstj.2019.v4.i4.103", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "Design of Low Power, High Speed Fine Grain and Coarse Grain Double Tail Comparator", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jstj.2019.v4.i4.103" } ], "agents": [ { "role": "author", "name": { "given": "", "family": "G.Sharmila" }, "sequence": "first" }, { "role": "author", "name": { "given": "", "family": "KVR.Rajesh" }, "sequence": "additional" }, { "role": "author", "name": { "given": "", "family": "B.Sangeeth Kumar" }, "sequence": "additional" }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2019-07-12", "date_type": "PublicationDate", "online": "2019-07-12" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "04", "issue": "04", "pages": { "first": "39", "last": "47" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/103", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/103/90", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/103/3257", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/index.php/pub/article/view/103/90", "purpose": "similarity-checking" } ], "abstract": { "value": "Comparator is a fundamental building block in ADCs. Comparator is a device that compares two voltages or currents and gives a digital output that indicates which of the input is larger. In design of ADCs, comparators of low power consumption, high speed are used. In high speed analog to digital converters, comparator design has a crucial influence on the overall performance that can be achieved. In this paper, we have proposed a new low power, high speed single tail and double tail comparators using power gating techniques. The comparison of speed and power consumed by proposed fine grain and coarse grain double tail comparators with traditional comparators like single tail and double tail comparators is also presented.", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0/", "start": "2019-07-12", "applies_to": "vor" }, "references": [ { "key": "ref1", "unstructured": "Behzad iRazavi, i“Design iof iAnalog iCMOS iIntegrated iCircuits,” iTata iMcGraw-Hill, iInc., i2002" }, { "key": "ref2", "unstructured": "HeungJun iJeon iYong-Bin iKim, i“A iCMOS iLow-power iLow-offset iand iHigh-speed iFully iDynamic iLatched iComparator,” iIEEE iInternational iSOC iConference, ipp. i285, iSeptember i2010" }, { "key": "ref3", "unstructured": "Philip iE. iAllen iand iDouglas iR. iHolberg, i“CMOS iAnalog iCircuit iDesign,” i2nd iEdition, iOxford iUniversity iPress, iFirst iIndian iEdition, i2010" }, { "key": "ref4", "unstructured": "T. iKobayashi, iK. iNogami, iT.Shirotori, iand iY. iFujimoto, i“A icurrent icontrolled ilatch isense iamplifier iand ia istatic ipower-saving iinput ibuffer ifor ilow-power iarchitectures,” iIEEE iJ. iSolid-State iCircuits, ivol. i28, ino. i4 ipp. i523–527, iApr. i1993" }, { "key": "ref5", "unstructured": "S. iSheikhaei, iS. iMirabbasi, iand iA. iIvanov, i“A i0.35μm iCMOS iComparator iCircuit ifor iHigh-Speed iADC iApplications,” iIEEE iInternational iSymposium ion iCircuits iand iSystems, ipp. i6134-6137, iMay i2005. i" }, { "key": "ref6", "unstructured": "P.M. iFigueiredo, iVital, iJ.C. i“Low ikickback inoise itechniques ifor iCMOS ilatched icomparators”, iCircuits iand iSystems, i2004" }, { "key": "ref7", "unstructured": "H.P. iLe, iA. iZayegh iand iJ. iSingh i, i“Performance ianalysis iof ioptimized iCMOS icomparator”, iIEEE iE. iLetters, iVol. i39, iIssue i11, ipp. i833 i–i835, i2003" }, { "key": "ref8", "unstructured": "Allen, iP.E., iHolberg, iD.R., iCMOS iAnalog iCircuit iDesign i2nd ied., iNew iYork: iOxford iUniversity iPress, i2002" }, { "key": "ref9", "unstructured": "“The iDesign iof ia iTwo-Stage iComaprator,” i[Online]. iAvailable: ihttp://people.rit.edu/ssm8867/pdf/analogbody.pdf" }, { "key": "ref10", "doi": "10.1109/jssc.2004.829399", "unstructured": "B. iWicht, iT. iNirschl, iand iD. iSchmitt-Landsiedel, i“Yield iand ispeed ioptimization iof ia ilatch-type ivoltage isense iamplifier,” iIEEE iJ. iSolid-State iCircuits, ivol. i39, ipp. i1148-1158, iJuly i2004" }, { "key": "ref11", "unstructured": "Jun iHe, iSanyi iZhan, iDegang iChen, iand iR.L. iGeiger, i“Analyses iof iStatic iand iDynamic iRandom iOffset iVoltages iin iDynamic iComparators,” iIEEE iTrans. iCircuits iSyst. iI: iReg.Papers, ivol. i56, ipp. i911-919, iMay i2009" }, { "key": "ref12", "unstructured": "“Comparators,\" iMT-083 iTutorial, iAnalog iDevices iInc, i2009, i[Online]. iAvailable: ihttp://www.analog.com/static/importedfiles/tutorials/MT-083.pdf i" }, { "key": "ref13", "unstructured": "G. iYin, iF. iEynde, iand iW. iSansen, i“A ihigh-speed iCMOS icomparator iwith i8-b iresolution,” iIEEE iJ. iSolid-State iCircuits, ivol. i27, ino. i2, ipp. i208–211, iFeb. i1992" }, { "key": "ref14", "unstructured": "B. iMurmannet ial., i\"Impact iof iscaling ion ianalog iperformance iand iassociated imodeling ineeds,\" iIEEE iTrans. iElectron iDevices, ivol. i53, ino. i9, ipp. i2160-2167, iSep. i2006" }, { "key": "ref15", "unstructured": "Schinkel, iE. iMensink, iE. iKiumperink, iE. ivan iTuijl iand iB. iNauta, i“A iDouble-Tail iLatch-Type iVoltage iSense iAmplifier iwith i18ps iSetup+Hold iTime,” iISSCC iDig. iTech.Papers, ipp. i314-315 iand i605, iFeb. i2007" }, { "key": "ref16", "unstructured": "*S. iAruna iKumari, iRavi iTejesviValiveti, iD. iVenakta iChari, i“An iOptimized iFully iDymnamic iLatched iComparator ifor iHigh iSpeed iFlash iand iPipeline iData iConversion iApplications”, iIJERT, ipp. i1161-1167, iVolume i3, iIssue i11, iNovember- i2014" }, { "key": "ref17", "unstructured": "Gokavarapu. iTejaswi, iA.Syamkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iIJPES, ipp. iVolume i10 i/Issue i1 i/ iMAY i2018" }, { "key": "ref18", "unstructured": "M.Ragulkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iAJETR, ipp. iVol. i16, iNo.2, i2016. 1Sharmila iGurubelli iis icurently i ipursuing iM.Tech ifinal iyear i(VLSI i& iES) iin iSanketika iInstitute iof iTechnology iand iManagement, iVisakhapatnam. iShe iis iintrested iin ithe iarea iof icommunications, iantennas, ianalog icircuits,VLSI. iShe ireceived iSilver, iGold, iplatinum icertificates ioffered iby iBSNL i–iAICTE i(EETP). i" } ], "record": { "registrant": "Longman Publishers", "registered": "2026-09-07", "updated": "2026-09-20", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/103", "sha256_before": null, "sha256_after": "747b7e1961d09256c9948971dc433680d7256a6173bda1c60ba24631d2b22d91" }, { "seq": 2, "kind": "update", "at": "2026-09-29 23:59:52", "by": "Administrator (admin)", "by_kind": "user", "note": "record re-read from api.crossref.org", "changes": [ { "path": "container.titles.0.value", "from": "Journal of Science & Technology", "to": "Journal of Science & Technology" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jstj.2019.v4.i4.103", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "Design of Low Power, High Speed Fine Grain and Coarse Grain Double Tail Comparator", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jstj.2019.v4.i4.103" } ], "agents": [ { "role": "author", "name": { "given": "", "family": "G.Sharmila" }, "sequence": "first" }, { "role": "author", "name": { "given": "", "family": "KVR.Rajesh" }, "sequence": "additional" }, { "role": "author", "name": { "given": "", "family": "B.Sangeeth Kumar" }, "sequence": "additional" }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2019-07-12", "date_type": "PublicationDate", "online": "2019-07-12" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "04", "issue": "04", "pages": { "first": "39", "last": "47" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/103", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/103/90", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/103/3257", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/index.php/pub/article/view/103/90", "purpose": "similarity-checking" } ], "abstract": { "value": "Comparator is a fundamental building block in ADCs. Comparator is a device that compares two voltages or currents and gives a digital output that indicates which of the input is larger. In design of ADCs, comparators of low power consumption, high speed are used. In high speed analog to digital converters, comparator design has a crucial influence on the overall performance that can be achieved. In this paper, we have proposed a new low power, high speed single tail and double tail comparators using power gating techniques. The comparison of speed and power consumed by proposed fine grain and coarse grain double tail comparators with traditional comparators like single tail and double tail comparators is also presented.", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0/", "start": "2019-07-12", "applies_to": "vor" }, "references": [ { "key": "ref1", "unstructured": "Behzad iRazavi, i“Design iof iAnalog iCMOS iIntegrated iCircuits,” iTata iMcGraw-Hill, iInc., i2002" }, { "key": "ref2", "unstructured": "HeungJun iJeon iYong-Bin iKim, i“A iCMOS iLow-power iLow-offset iand iHigh-speed iFully iDynamic iLatched iComparator,” iIEEE iInternational iSOC iConference, ipp. i285, iSeptember i2010" }, { "key": "ref3", "unstructured": "Philip iE. iAllen iand iDouglas iR. iHolberg, i“CMOS iAnalog iCircuit iDesign,” i2nd iEdition, iOxford iUniversity iPress, iFirst iIndian iEdition, i2010" }, { "key": "ref4", "unstructured": "T. iKobayashi, iK. iNogami, iT.Shirotori, iand iY. iFujimoto, i“A icurrent icontrolled ilatch isense iamplifier iand ia istatic ipower-saving iinput ibuffer ifor ilow-power iarchitectures,” iIEEE iJ. iSolid-State iCircuits, ivol. i28, ino. i4 ipp. i523–527, iApr. i1993" }, { "key": "ref5", "unstructured": "S. iSheikhaei, iS. iMirabbasi, iand iA. iIvanov, i“A i0.35μm iCMOS iComparator iCircuit ifor iHigh-Speed iADC iApplications,” iIEEE iInternational iSymposium ion iCircuits iand iSystems, ipp. i6134-6137, iMay i2005. i" }, { "key": "ref6", "unstructured": "P.M. iFigueiredo, iVital, iJ.C. i“Low ikickback inoise itechniques ifor iCMOS ilatched icomparators”, iCircuits iand iSystems, i2004" }, { "key": "ref7", "unstructured": "H.P. iLe, iA. iZayegh iand iJ. iSingh i, i“Performance ianalysis iof ioptimized iCMOS icomparator”, iIEEE iE. iLetters, iVol. i39, iIssue i11, ipp. i833 i–i835, i2003" }, { "key": "ref8", "unstructured": "Allen, iP.E., iHolberg, iD.R., iCMOS iAnalog iCircuit iDesign i2nd ied., iNew iYork: iOxford iUniversity iPress, i2002" }, { "key": "ref9", "unstructured": "“The iDesign iof ia iTwo-Stage iComaprator,” i[Online]. iAvailable: ihttp://people.rit.edu/ssm8867/pdf/analogbody.pdf" }, { "key": "ref10", "doi": "10.1109/jssc.2004.829399", "unstructured": "B. iWicht, iT. iNirschl, iand iD. iSchmitt-Landsiedel, i“Yield iand ispeed ioptimization iof ia ilatch-type ivoltage isense iamplifier,” iIEEE iJ. iSolid-State iCircuits, ivol. i39, ipp. i1148-1158, iJuly i2004" }, { "key": "ref11", "unstructured": "Jun iHe, iSanyi iZhan, iDegang iChen, iand iR.L. iGeiger, i“Analyses iof iStatic iand iDynamic iRandom iOffset iVoltages iin iDynamic iComparators,” iIEEE iTrans. iCircuits iSyst. iI: iReg.Papers, ivol. i56, ipp. i911-919, iMay i2009" }, { "key": "ref12", "unstructured": "“Comparators,\" iMT-083 iTutorial, iAnalog iDevices iInc, i2009, i[Online]. iAvailable: ihttp://www.analog.com/static/importedfiles/tutorials/MT-083.pdf i" }, { "key": "ref13", "unstructured": "G. iYin, iF. iEynde, iand iW. iSansen, i“A ihigh-speed iCMOS icomparator iwith i8-b iresolution,” iIEEE iJ. iSolid-State iCircuits, ivol. i27, ino. i2, ipp. i208–211, iFeb. i1992" }, { "key": "ref14", "unstructured": "B. iMurmannet ial., i\"Impact iof iscaling ion ianalog iperformance iand iassociated imodeling ineeds,\" iIEEE iTrans. iElectron iDevices, ivol. i53, ino. i9, ipp. i2160-2167, iSep. i2006" }, { "key": "ref15", "unstructured": "Schinkel, iE. iMensink, iE. iKiumperink, iE. ivan iTuijl iand iB. iNauta, i“A iDouble-Tail iLatch-Type iVoltage iSense iAmplifier iwith i18ps iSetup+Hold iTime,” iISSCC iDig. iTech.Papers, ipp. i314-315 iand i605, iFeb. i2007" }, { "key": "ref16", "unstructured": "*S. iAruna iKumari, iRavi iTejesviValiveti, iD. iVenakta iChari, i“An iOptimized iFully iDymnamic iLatched iComparator ifor iHigh iSpeed iFlash iand iPipeline iData iConversion iApplications”, iIJERT, ipp. i1161-1167, iVolume i3, iIssue i11, iNovember- i2014" }, { "key": "ref17", "unstructured": "Gokavarapu. iTejaswi, iA.Syamkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iIJPES, ipp. iVolume i10 i/Issue i1 i/ iMAY i2018" }, { "key": "ref18", "unstructured": "M.Ragulkumar, i“analysis iand idesign iof idouble itail icomparator iusing ia ilow ipower igating itechniques”, iAJETR, ipp. iVol. i16, iNo.2, i2016. 1Sharmila iGurubelli iis icurently i ipursuing iM.Tech ifinal iyear i(VLSI i& iES) iin iSanketika iInstitute iof iTechnology iand iManagement, iVisakhapatnam. iShe iis iintrested iin ithe iarea iof icommunications, iantennas, ianalog icircuits,VLSI. iShe ireceived iSilver, iGold, iplatinum icertificates ioffered iby iBSNL i–iAICTE i(EETP). i" } ], "record": { "registrant": "Longman Publishers", "registered": "2026-09-07", "updated": "2026-09-20", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/103", "sha256_before": "747b7e1961d09256c9948971dc433680d7256a6173bda1c60ba24631d2b22d91", "sha256_after": "c7ba399be09f0a5708e0ef7abd324564243de9eb3b6f8b389883ff672f093775" } ] }