{
    "ok": true,
    "doi": "10.46243/jstj.2018.v3.i2.178",
    "events": [
        {
            "seq": 1,
            "kind": "register",
            "at": "2026-09-29 22:00:37",
            "by": "Administrator (admin)",
            "by_kind": "user",
            "note": "registered at Crossref; record read from api.crossref.org",
            "changes": [
                {
                    "path": "abstract.lang",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "abstract.value",
                    "from": null,
                    "to": "We present an embedded processor based approach for Built-In Self-Test (BIST) and diagnosis of pro-grammable logic and memory resources in Field Programmable Gate Arrays (FPGAs). The resources under test include the programmable logic blocks (PLBs), large random access memories (RAMs), and digital signal proces-sors (DSPs) in all of their modes of operation. The approach is applicable to any FPGA that supports dynamic par-tial reconfiguration via an embedded processor core. As a case study, we present the application to test and diag-nose logic and memory resources in the Xilinx Virtex-4 series FPGA. We also exploit architectural features to en-hance dynamic partial reconfiguration for BIST to reduce the amount of program memory storage for the embedded processor core as well as the total time required for BIST"
                },
                {
                    "path": "agents.0.name.family",
                    "from": null,
                    "to": "C.Arunabala"
                },
                {
                    "path": "agents.0.name.given",
                    "from": null,
                    "to": ""
                },
                {
                    "path": "agents.0.role",
                    "from": null,
                    "to": "author"
                },
                {
                    "path": "agents.0.sequence",
                    "from": null,
                    "to": "first"
                },
                {
                    "path": "agents.1.name.org",
                    "from": null,
                    "to": "Longman Publishers"
                },
                {
                    "path": "agents.1.role",
                    "from": null,
                    "to": "publisher"
                },
                {
                    "path": "characters.0",
                    "from": null,
                    "to": "Language"
                },
                {
                    "path": "container.identifiers.0.medium",
                    "from": null,
                    "to": "electronic"
                },
                {
                    "path": "container.identifiers.0.type",
                    "from": null,
                    "to": "ISSN"
                },
                {
                    "path": "container.identifiers.0.value",
                    "from": null,
                    "to": "2456-5660"
                },
                {
                    "path": "container.issue",
                    "from": null,
                    "to": "02"
                },
                {
                    "path": "container.pages.first",
                    "from": null,
                    "to": "47"
                },
                {
                    "path": "container.pages.last",
                    "from": null,
                    "to": "56"
                },
                {
                    "path": "container.titles.0.type",
                    "from": null,
                    "to": "PrincipalTitle"
                },
                {
                    "path": "container.titles.0.value",
                    "from": null,
                    "to": "Journal of Science & Technology"
                },
                {
                    "path": "container.type",
                    "from": null,
                    "to": "Journal"
                },
                {
                    "path": "container.volume",
                    "from": null,
                    "to": "03"
                },
                {
                    "path": "dates.date_type",
                    "from": null,
                    "to": "PublicationDate"
                },
                {
                    "path": "dates.online",
                    "from": null,
                    "to": "2018-03-01"
                },
                {
                    "path": "dates.published",
                    "from": null,
                    "to": "2018-03-01"
                },
                {
                    "path": "doi",
                    "from": null,
                    "to": "10.46243/jstj.2018.v3.i2.178"
                },
                {
                    "path": "format",
                    "from": null,
                    "to": "smartscholars-doi-metadata/1.0"
                },
                {
                    "path": "identifiers.0.type",
                    "from": null,
                    "to": "DOI"
                },
                {
                    "path": "identifiers.0.value",
                    "from": null,
                    "to": "10.46243/jstj.2018.v3.i2.178"
                },
                {
                    "path": "language",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "license.applies_to",
                    "from": null,
                    "to": "vor"
                },
                {
                    "path": "license.start",
                    "from": null,
                    "to": "2018-03-01"
                },
                {
                    "path": "license.url",
                    "from": null,
                    "to": "https://creativecommons.org/licenses/by/4.0/"
                },
                {
                    "path": "links.0.primary",
                    "from": null,
                    "to": true
                },
                {
                    "path": "links.0.return_type",
                    "from": null,
                    "to": "text/html"
                },
                {
                    "path": "links.0.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/view/178"
                },
                {
                    "path": "links.1.purpose",
                    "from": null,
                    "to": "text-mining"
                },
                {
                    "path": "links.1.return_type",
                    "from": null,
                    "to": "application/pdf"
                },
                {
                    "path": "links.1.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/download/178/155"
                },
                {
                    "path": "links.2.purpose",
                    "from": null,
                    "to": "text-mining"
                },
                {
                    "path": "links.2.return_type",
                    "from": null,
                    "to": "application/xml"
                },
                {
                    "path": "links.2.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/download/178/3392"
                },
                {
                    "path": "links.3.purpose",
                    "from": null,
                    "to": "similarity-checking"
                },
                {
                    "path": "links.3.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/view/178/155"
                },
                {
                    "path": "modes.0",
                    "from": null,
                    "to": "Visual"
                },
                {
                    "path": "record.issue_number",
                    "from": null,
                    "to": 1
                },
                {
                    "path": "record.registered",
                    "from": null,
                    "to": "2026-09-08"
                },
                {
                    "path": "record.registrant",
                    "from": null,
                    "to": "Longman Publishers"
                },
                {
                    "path": "record.source",
                    "from": null,
                    "to": "crossref-api"
                },
                {
                    "path": "record.source_agency",
                    "from": null,
                    "to": "Crossref (member 25296)"
                },
                {
                    "path": "record.updated",
                    "from": null,
                    "to": "2026-09-20"
                },
                {
                    "path": "references.0.doi",
                    "from": null,
                    "to": "10.1109/92.920830"
                },
                {
                    "path": "references.0.key",
                    "from": null,
                    "to": "ref1"
                },
                {
                    "path": "references.0.unstructured",
                    "from": null,
                    "to": "M. Abramovici and C. Stroud. “BIST-Based Test and Diagnosis of FPGA Logic Blocks.” IEEE Trans. on VLSI Systems, 9(1): 159-172, 2001"
                },
                {
                    "path": "references.1.doi",
                    "from": null,
                    "to": "10.1109/test.2003.1271115"
                },
                {
                    "path": "references.1.key",
                    "from": null,
                    "to": "ref2"
                },
                {
                    "path": "references.1.unstructured",
                    "from": null,
                    "to": "C. Stroud, K. Leach, and T. Slaughter. “BIST for Xilinx 4000 and Spartan Series FPGAs: A Case Study.” Proc. IEEE International Test Conf., 1258-1268, 2003"
                },
                {
                    "path": "references.10.key",
                    "from": null,
                    "to": "ref11"
                },
                {
                    "path": "references.10.unstructured",
                    "from": null,
                    "to": "J. Sunwoo and C. Stroud. “Built-In Self-Test of Configurable Cores in SoCs Using Embedded Processor Dy-namic Reconfiguration.” Proc. International SoC Design Conf., 174-177, 2005"
                },
                {
                    "path": "references.2.key",
                    "from": null,
                    "to": "ref3"
                },
                {
                    "path": "references.2.unstructured",
                    "from": null,
                    "to": "“Virtex-4 User Guide UG070v1.4.” Xilinx, Inc., 2005"
                },
                {
                    "path": "references.3.key",
                    "from": null,
                    "to": "ref4"
                },
                {
                    "path": "references.3.unstructured",
                    "from": null,
                    "to": "C. Stroud and S. Garimella. “BIST and Diagnosis of Multiple Embedded Cores in SoCs.” Proc. International Conf. on Embedded Systems and Applications, 130-136, 2005"
                },
                {
                    "path": "references.4.key",
                    "from": null,
                    "to": "ref5"
                },
                {
                    "path": "references.4.unstructured",
                    "from": null,
                    "to": "J. Rajski and J. Tyszer. “Arithmetic Built-In Self-Test for Embedded Systems.” Prentice Hall PTR, 1998"
                },
                {
                    "path": "references.5.doi",
                    "from": null,
                    "to": "10.1109/vtest.1996.510868"
                },
                {
                    "path": "references.5.key",
                    "from": null,
                    "to": "ref6"
                },
                {
                    "path": "references.5.unstructured",
                    "from": null,
                    "to": "A. van de Goor, G. Gaydadjiev, V. Jarmolik, and V. Mikitjuk, “March LR: A Test for Realistic Linked Faults”, Proc. IEEE VLSI Test Symp., pp. 272-280, 1996"
                },
                {
                    "path": "references.6.doi",
                    "from": null,
                    "to": "10.1109/mtdt.1998.705945"
                },
                {
                    "path": "references.6.key",
                    "from": null,
                    "to": "ref7"
                },
                {
                    "path": "references.6.unstructured",
                    "from": null,
                    "to": "A. van de Goor, I. Tlili, and S. Hamdioui, “Converting March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories,” Proc. IEEE International Workshop on Memory Technology Design and Testing, pp. 46-52, 1998"
                },
                {
                    "path": "references.7.doi",
                    "from": null,
                    "to": "10.1007/b117406"
                },
                {
                    "path": "references.7.key",
                    "from": null,
                    "to": "ref8"
                },
                {
                    "path": "references.7.unstructured",
                    "from": null,
                    "to": "M. Bushnell and V. Agrawal. “Essentials of Electronic Testing: for Digital Memory and Mixed-Signal VLSI Circuits.” Springer, 2000"
                },
                {
                    "path": "references.8.doi",
                    "from": null,
                    "to": "10.1007/978-1-4757-6706-3"
                },
                {
                    "path": "references.8.key",
                    "from": null,
                    "to": "ref9"
                },
                {
                    "path": "references.8.unstructured",
                    "from": null,
                    "to": "S. Hamdioui, Testing Static Random Access Memories, Springer, 2004"
                },
                {
                    "path": "references.9.key",
                    "from": null,
                    "to": "ref10"
                },
                {
                    "path": "references.9.unstructured",
                    "from": null,
                    "to": "“Compiled Megacell Testing Application Note 0696C.” Atmel Corp., 1999"
                },
                {
                    "path": "referent",
                    "from": null,
                    "to": "Creation"
                },
                {
                    "path": "structural_type",
                    "from": null,
                    "to": "Digital"
                },
                {
                    "path": "titles.0.lang",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "titles.0.type",
                    "from": null,
                    "to": "PrincipalTitle"
                },
                {
                    "path": "titles.0.value",
                    "from": null,
                    "to": "Diagnosis of Logic and Memory Resources in FPGAs Using Embedded Processor Based Built-In Self-Test"
                },
                {
                    "path": "type",
                    "from": null,
                    "to": "JournalArticle"
                }
            ],
            "record_after": {
                "format": "smartscholars-doi-metadata/1.0",
                "doi": "10.46243/jstj.2018.v3.i2.178",
                "referent": "Creation",
                "type": "JournalArticle",
                "structural_type": "Digital",
                "modes": [
                    "Visual"
                ],
                "characters": [
                    "Language"
                ],
                "titles": [
                    {
                        "value": "Diagnosis of Logic and Memory Resources in FPGAs Using Embedded Processor Based Built-In Self-Test",
                        "type": "PrincipalTitle",
                        "lang": "en"
                    }
                ],
                "identifiers": [
                    {
                        "type": "DOI",
                        "value": "10.46243/jstj.2018.v3.i2.178"
                    }
                ],
                "agents": [
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "C.Arunabala"
                        },
                        "sequence": "first"
                    },
                    {
                        "role": "publisher",
                        "name": {
                            "org": "Longman Publishers"
                        }
                    }
                ],
                "dates": {
                    "published": "2018-03-01",
                    "date_type": "PublicationDate",
                    "online": "2018-03-01"
                },
                "language": "en",
                "container": {
                    "type": "Journal",
                    "titles": [
                        {
                            "value": "Journal of Science & Technology",
                            "type": "PrincipalTitle"
                        }
                    ],
                    "identifiers": [
                        {
                            "type": "ISSN",
                            "value": "2456-5660",
                            "medium": "electronic"
                        }
                    ],
                    "volume": "03",
                    "issue": "02",
                    "pages": {
                        "first": "47",
                        "last": "56"
                    }
                },
                "links": [
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/178",
                        "return_type": "text/html",
                        "primary": true
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/178/155",
                        "purpose": "text-mining",
                        "return_type": "application/pdf"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/178/3392",
                        "purpose": "text-mining",
                        "return_type": "application/xml"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/178/155",
                        "purpose": "similarity-checking"
                    }
                ],
                "abstract": {
                    "value": "We present an embedded processor based approach for Built-In Self-Test (BIST) and diagnosis of pro-grammable logic and memory resources in Field Programmable Gate Arrays (FPGAs). The resources under test include the programmable logic blocks (PLBs), large random access memories (RAMs), and digital signal proces-sors (DSPs) in all of their modes of operation. The approach is applicable to any FPGA that supports dynamic par-tial reconfiguration via an embedded processor core. As a case study, we present the application to test and diag-nose logic and memory resources in the Xilinx Virtex-4 series FPGA. We also exploit architectural features to en-hance dynamic partial reconfiguration for BIST to reduce the amount of program memory storage for the embedded processor core as well as the total time required for BIST",
                    "lang": "en"
                },
                "license": {
                    "url": "https://creativecommons.org/licenses/by/4.0/",
                    "start": "2018-03-01",
                    "applies_to": "vor"
                },
                "references": [
                    {
                        "key": "ref1",
                        "doi": "10.1109/92.920830",
                        "unstructured": "M. Abramovici and C. Stroud. “BIST-Based Test and Diagnosis of FPGA Logic Blocks.” IEEE Trans. on VLSI Systems, 9(1): 159-172, 2001"
                    },
                    {
                        "key": "ref2",
                        "doi": "10.1109/test.2003.1271115",
                        "unstructured": "C. Stroud, K. Leach, and T. Slaughter. “BIST for Xilinx 4000 and Spartan Series FPGAs: A Case Study.” Proc. IEEE International Test Conf., 1258-1268, 2003"
                    },
                    {
                        "key": "ref3",
                        "unstructured": "“Virtex-4 User Guide UG070v1.4.” Xilinx, Inc., 2005"
                    },
                    {
                        "key": "ref4",
                        "unstructured": "C. Stroud and S. Garimella. “BIST and Diagnosis of Multiple Embedded Cores in SoCs.” Proc. International Conf. on Embedded Systems and Applications, 130-136, 2005"
                    },
                    {
                        "key": "ref5",
                        "unstructured": "J. Rajski and J. Tyszer. “Arithmetic Built-In Self-Test for Embedded Systems.” Prentice Hall PTR, 1998"
                    },
                    {
                        "key": "ref6",
                        "doi": "10.1109/vtest.1996.510868",
                        "unstructured": "A. van de Goor, G. Gaydadjiev, V. Jarmolik, and V. Mikitjuk, “March LR: A Test for Realistic Linked Faults”, Proc. IEEE VLSI Test Symp., pp. 272-280, 1996"
                    },
                    {
                        "key": "ref7",
                        "doi": "10.1109/mtdt.1998.705945",
                        "unstructured": "A. van de Goor, I. Tlili, and S. Hamdioui, “Converting March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories,” Proc. IEEE International Workshop on Memory Technology Design and Testing, pp. 46-52, 1998"
                    },
                    {
                        "key": "ref8",
                        "doi": "10.1007/b117406",
                        "unstructured": "M. Bushnell and V. Agrawal. “Essentials of Electronic Testing: for Digital Memory and Mixed-Signal VLSI Circuits.” Springer, 2000"
                    },
                    {
                        "key": "ref9",
                        "doi": "10.1007/978-1-4757-6706-3",
                        "unstructured": "S. Hamdioui, Testing Static Random Access Memories, Springer, 2004"
                    },
                    {
                        "key": "ref10",
                        "unstructured": "“Compiled Megacell Testing Application Note 0696C.” Atmel Corp., 1999"
                    },
                    {
                        "key": "ref11",
                        "unstructured": "J. Sunwoo and C. Stroud. “Built-In Self-Test of Configurable Cores in SoCs Using Embedded Processor Dy-namic Reconfiguration.” Proc. International SoC Design Conf., 174-177, 2005"
                    }
                ],
                "record": {
                    "registrant": "Longman Publishers",
                    "registered": "2026-09-08",
                    "updated": "2026-09-20",
                    "issue_number": 1,
                    "source": "crossref-api",
                    "source_agency": "Crossref (member 25296)"
                }
            },
            "url_after": "https://www.jst.org.in/index.php/pub/article/view/178",
            "sha256_before": null,
            "sha256_after": "81bcf8e91f19a5eadb9d15a2c9092c582e3c67152a166f9fc17b98f3c743d7d8"
        },
        {
            "seq": 2,
            "kind": "update",
            "at": "2026-09-29 23:59:57",
            "by": "Administrator (admin)",
            "by_kind": "user",
            "note": "record re-read from api.crossref.org",
            "changes": [
                {
                    "path": "container.titles.0.value",
                    "from": "Journal of Science & Technology",
                    "to": "Journal of Science & Technology"
                }
            ],
            "record_after": {
                "format": "smartscholars-doi-metadata/1.0",
                "doi": "10.46243/jstj.2018.v3.i2.178",
                "referent": "Creation",
                "type": "JournalArticle",
                "structural_type": "Digital",
                "modes": [
                    "Visual"
                ],
                "characters": [
                    "Language"
                ],
                "titles": [
                    {
                        "value": "Diagnosis of Logic and Memory Resources in FPGAs Using Embedded Processor Based Built-In Self-Test",
                        "type": "PrincipalTitle",
                        "lang": "en"
                    }
                ],
                "identifiers": [
                    {
                        "type": "DOI",
                        "value": "10.46243/jstj.2018.v3.i2.178"
                    }
                ],
                "agents": [
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "C.Arunabala"
                        },
                        "sequence": "first"
                    },
                    {
                        "role": "publisher",
                        "name": {
                            "org": "Longman Publishers"
                        }
                    }
                ],
                "dates": {
                    "published": "2018-03-01",
                    "date_type": "PublicationDate",
                    "online": "2018-03-01"
                },
                "language": "en",
                "container": {
                    "type": "Journal",
                    "titles": [
                        {
                            "value": "Journal of Science & Technology",
                            "type": "PrincipalTitle"
                        }
                    ],
                    "identifiers": [
                        {
                            "type": "ISSN",
                            "value": "2456-5660",
                            "medium": "electronic"
                        }
                    ],
                    "volume": "03",
                    "issue": "02",
                    "pages": {
                        "first": "47",
                        "last": "56"
                    }
                },
                "links": [
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/178",
                        "return_type": "text/html",
                        "primary": true
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/178/155",
                        "purpose": "text-mining",
                        "return_type": "application/pdf"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/178/3392",
                        "purpose": "text-mining",
                        "return_type": "application/xml"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/178/155",
                        "purpose": "similarity-checking"
                    }
                ],
                "abstract": {
                    "value": "We present an embedded processor based approach for Built-In Self-Test (BIST) and diagnosis of pro-grammable logic and memory resources in Field Programmable Gate Arrays (FPGAs). The resources under test include the programmable logic blocks (PLBs), large random access memories (RAMs), and digital signal proces-sors (DSPs) in all of their modes of operation. The approach is applicable to any FPGA that supports dynamic par-tial reconfiguration via an embedded processor core. As a case study, we present the application to test and diag-nose logic and memory resources in the Xilinx Virtex-4 series FPGA. We also exploit architectural features to en-hance dynamic partial reconfiguration for BIST to reduce the amount of program memory storage for the embedded processor core as well as the total time required for BIST",
                    "lang": "en"
                },
                "license": {
                    "url": "https://creativecommons.org/licenses/by/4.0/",
                    "start": "2018-03-01",
                    "applies_to": "vor"
                },
                "references": [
                    {
                        "key": "ref1",
                        "doi": "10.1109/92.920830",
                        "unstructured": "M. Abramovici and C. Stroud. “BIST-Based Test and Diagnosis of FPGA Logic Blocks.” IEEE Trans. on VLSI Systems, 9(1): 159-172, 2001"
                    },
                    {
                        "key": "ref2",
                        "doi": "10.1109/test.2003.1271115",
                        "unstructured": "C. Stroud, K. Leach, and T. Slaughter. “BIST for Xilinx 4000 and Spartan Series FPGAs: A Case Study.” Proc. IEEE International Test Conf., 1258-1268, 2003"
                    },
                    {
                        "key": "ref3",
                        "unstructured": "“Virtex-4 User Guide UG070v1.4.” Xilinx, Inc., 2005"
                    },
                    {
                        "key": "ref4",
                        "unstructured": "C. Stroud and S. Garimella. “BIST and Diagnosis of Multiple Embedded Cores in SoCs.” Proc. International Conf. on Embedded Systems and Applications, 130-136, 2005"
                    },
                    {
                        "key": "ref5",
                        "unstructured": "J. Rajski and J. Tyszer. “Arithmetic Built-In Self-Test for Embedded Systems.” Prentice Hall PTR, 1998"
                    },
                    {
                        "key": "ref6",
                        "doi": "10.1109/vtest.1996.510868",
                        "unstructured": "A. van de Goor, G. Gaydadjiev, V. Jarmolik, and V. Mikitjuk, “March LR: A Test for Realistic Linked Faults”, Proc. IEEE VLSI Test Symp., pp. 272-280, 1996"
                    },
                    {
                        "key": "ref7",
                        "doi": "10.1109/mtdt.1998.705945",
                        "unstructured": "A. van de Goor, I. Tlili, and S. Hamdioui, “Converting March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories,” Proc. IEEE International Workshop on Memory Technology Design and Testing, pp. 46-52, 1998"
                    },
                    {
                        "key": "ref8",
                        "doi": "10.1007/b117406",
                        "unstructured": "M. Bushnell and V. Agrawal. “Essentials of Electronic Testing: for Digital Memory and Mixed-Signal VLSI Circuits.” Springer, 2000"
                    },
                    {
                        "key": "ref9",
                        "doi": "10.1007/978-1-4757-6706-3",
                        "unstructured": "S. Hamdioui, Testing Static Random Access Memories, Springer, 2004"
                    },
                    {
                        "key": "ref10",
                        "unstructured": "“Compiled Megacell Testing Application Note 0696C.” Atmel Corp., 1999"
                    },
                    {
                        "key": "ref11",
                        "unstructured": "J. Sunwoo and C. Stroud. “Built-In Self-Test of Configurable Cores in SoCs Using Embedded Processor Dy-namic Reconfiguration.” Proc. International SoC Design Conf., 174-177, 2005"
                    }
                ],
                "record": {
                    "registrant": "Longman Publishers",
                    "registered": "2026-09-08",
                    "updated": "2026-09-20",
                    "issue_number": 1,
                    "source": "crossref-api",
                    "source_agency": "Crossref (member 25296)"
                }
            },
            "url_after": "https://www.jst.org.in/index.php/pub/article/view/178",
            "sha256_before": "81bcf8e91f19a5eadb9d15a2c9092c582e3c67152a166f9fc17b98f3c743d7d8",
            "sha256_after": "8954c4d5ba6538bcf5389200ca8606e71da24637b176041a758cdb2658a5e3ff"
        }
    ]
}