{ "ok": true, "doi": "10.46243/jst.2023.v8.i01.pp06-18", "events": [ { "seq": 1, "kind": "register", "at": "2026-09-29 22:00:28", "by": "Administrator (admin)", "by_kind": "user", "note": "registered at Crossref; record read from api.crossref.org", "changes": [ { "path": "abstract.lang", "from": null, "to": "en" }, { "path": "abstract.value", "from": null, "to": "In this paper, the area of efficiency multiplier put a sign suggests a fixed width through a replica redundancy through adoption My tolerance for noise (ANT) architecture with a multiplier of fixed width to build a redundancy version precision cutting Masa (RPR). ANT proposed architecture can meet the demand for high precision, low power consumption, and region Efficiency. RPR fixed-width design with error compensation through the circles of the possibilities and statistical analysis. use the When a partial product of the correct input vectors and vectors fixed in the palace and put in place to reduce truncation errors, hardware Failure holding circuit can be simplified compensation. The multiplier ANT 16 × 16 bits, the circuit area in our RPR fixed width It may be less, energy consumption in the design of ants can be saved as compared with the ANT state of the art design" }, { "path": "agents.0.affiliations.0.identifiers.0.type", "from": null, "to": "ROR" }, { "path": "agents.0.affiliations.0.identifiers.0.value", "from": null, "to": "04aymkn24" }, { "path": "agents.0.affiliations.0.name", "from": null, "to": "DEPARTMENT OF ECE, AVN INSTITUTE OF ENGINEERING AND TECHNOLOGY, M" }, { "path": "agents.0.name.family", "from": null, "to": "CHINTHALA KAVYA" }, { "path": "agents.0.name.given", "from": null, "to": "CHINTHALA KAVYA" }, { "path": "agents.0.role", "from": null, "to": "author" }, { "path": "agents.0.sequence", "from": null, "to": "first" }, { "path": "agents.1.name.org", "from": null, "to": "Longman Publishers" }, { "path": "agents.1.role", "from": null, "to": "publisher" }, { "path": "characters.0", "from": null, "to": "Language" }, { "path": "container.identifiers.0.medium", "from": null, "to": "electronic" }, { "path": "container.identifiers.0.type", "from": null, "to": "ISSN" }, { "path": "container.identifiers.0.value", "from": null, "to": "2456-5660" }, { "path": "container.issue", "from": null, "to": "1" }, { "path": "container.pages.first", "from": null, "to": "6" }, { "path": "container.pages.last", "from": null, "to": "18" }, { "path": "container.titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "container.titles.0.value", "from": null, "to": "Journal of Science & Technology" }, { "path": "container.type", "from": null, "to": "Journal" }, { "path": "container.volume", "from": null, "to": "8" }, { "path": "dates.date_type", "from": null, "to": "PublicationDate" }, { "path": "dates.online", "from": null, "to": "2023-03-02" }, { "path": "dates.published", "from": null, "to": "2023-03-02" }, { "path": "doi", "from": null, "to": "10.46243/jst.2023.v8.i01.pp06-18" }, { "path": "format", "from": null, "to": "smartscholars-doi-metadata/1.0" }, { "path": "identifiers.0.type", "from": null, "to": "DOI" }, { "path": "identifiers.0.value", "from": null, "to": "10.46243/jst.2023.v8.i01.pp06-18" }, { "path": "language", "from": null, "to": "en" }, { "path": "license.applies_to", "from": null, "to": "vor" }, { "path": "license.start", "from": null, "to": "2023-03-02" }, { "path": "license.url", "from": null, "to": "https://creativecommons.org/licenses/by/4.0/" }, { "path": "links.0.primary", "from": null, "to": true }, { "path": "links.0.return_type", "from": null, "to": "text/html" }, { "path": "links.0.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/view/676" }, { "path": "links.1.purpose", "from": null, "to": "text-mining" }, { "path": "links.1.return_type", "from": null, "to": "application/pdf" }, { "path": "links.1.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/676/605" }, { "path": "links.2.purpose", "from": null, "to": "text-mining" }, { "path": "links.2.return_type", "from": null, "to": "application/xml" }, { "path": "links.2.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/676/1904" }, { "path": "links.3.purpose", "from": null, "to": "similarity-checking" }, { "path": "links.3.url", "from": null, "to": "https://www.jst.org.in/admin/uploads/Paper-1.pdf" }, { "path": "modes.0", "from": null, "to": "Visual" }, { "path": "record.issue_number", "from": null, "to": 1 }, { "path": "record.registered", "from": null, "to": "2024-02-16" }, { "path": "record.registrant", "from": null, "to": "Longman Publishers" }, { "path": "record.source", "from": null, "to": "crossref-api" }, { "path": "record.source_agency", "from": null, "to": "Crossref (member 25296)" }, { "path": "record.updated", "from": null, "to": "2026-09-28" }, { "path": "references.0.key", "from": null, "to": "ref1" }, { "path": "references.0.unstructured", "from": null, "to": "B. Melvin, “Let’s think analog,” in Proc. IEEE Com-put. Soc. Annu.Symp. VLSI, 2005, pp. 2–5" }, { "path": "references.1.key", "from": null, "to": "ref2" }, { "path": "references.1.unstructured", "from": null, "to": "International Technology Roadmap for Semiconductors [Online].Available: http://public.itrs.net" }, { "path": "references.10.doi", "from": null, "to": "10.1109/tc.2005.145" }, { "path": "references.10.key", "from": null, "to": "ref11" }, { "path": "references.10.unstructured", "from": null, "to": "V. Palem, “Energy aware computing through probabilisticswitching: A study of limits,” IEEE Trans. Comput., vol. 54, no. 9, pp.1123–1137, Sep. 2005" }, { "path": "references.11.doi", "from": null, "to": "10.7567/ssdm.2004.p1-8l" }, { "path": "references.11.key", "from": null, "to": "ref12" }, { "path": "references.11.unstructured", "from": null, "to": "S. Cheemalavagu, P. Korkmaz, and K. V. Palem“Ultra low energycomputing via probabilistic algorithms and devices: CMOS deviceprimitives and the energy-probability relationship,” in Proc. 2004 Int.Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp.402–403" }, { "path": "references.12.doi", "from": null, "to": "10.1143/jjap.45.3307" }, { "path": "references.12.key", "from": null, "to": "ref13" }, { "path": "references.12.unstructured", "from": null, "to": "P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, “Advocatingnoise as an agent forultra-low energy computing: Probabilisticcomplementary metal-oxidesemiconductor devices and their characteristics,”Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006" }, { "path": "references.13.doi", "from": null, "to": "10.1109/iscas.2005.1464676" }, { "path": "references.13.key", "from": null, "to": "ref14" }, { "path": "references.13.unstructured", "from": null, "to": "E. Stine, C. R. Babb, and V. B. Dave, “Constant addition utilizingflagged prefix structures,” in Proc.IEEE Int. Symp. Circuits and Systems(ISCAS), 2005" }, { "path": "references.14.doi", "from": null, "to": "10.1109/tcsi.2005.851675" }, { "path": "references.14.key", "from": null, "to": "ref15" }, { "path": "references.14.unstructured", "from": null, "to": "L.-D. Van and C.-C. Yang, “Generalized low-error areaefficient fixedwidthmultipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25,no. 8, pp. 1608–1619, Aug. 2005" }, { "path": "references.15.doi", "from": null, "to": "10.1109/tec.1961.5219274" }, { "path": "references.15.key", "from": null, "to": "ref16" }, { "path": "references.15.unstructured", "from": null, "to": "Lehman and N. Burla, “Skip techniques for high-speed carry propagationin binary arithmetic units,” IRE Trans. Electron. Comput., vol.EC-10, pp. 691–698, Dec. 1962" }, { "path": "references.16.doi", "from": null, "to": "10.1109/iretelc.1962.5407919" }, { "path": "references.16.key", "from": null, "to": "ref17" }, { "path": "references.16.unstructured", "from": null, "to": "O. Bedrij, “Carry select adder,” IRE Trans. Electron. Comput., vol.EC-11, pp. 340–346, 1962" }, { "path": "references.17.doi", "from": null, "to": "10.1109/jrproc.1961.287779" }, { "path": "references.17.key", "from": null, "to": "ref18" }, { "path": "references.17.unstructured", "from": null, "to": "O. MacSorley, “High speed arithmetic in binary computers,” IRE Proc.,vol. 49, pp. 67–91, 1961" }, { "path": "references.18.key", "from": null, "to": "ref19" }, { "path": "references.18.unstructured", "from": null, "to": "Y. KiatSeng and R. Kaushik, Low-Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005" }, { "path": "references.2.doi", "from": null, "to": "10.1109/iih-msp.2006.265055" }, { "path": "references.2.key", "from": null, "to": "ref3" }, { "path": "references.2.unstructured", "from": null, "to": "B. Melvin and Z. Haiyang, “Error-tolerance and multimedia,”in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia SignalProcess., 2006, pp. 521–524" }, { "path": "references.3.doi", "from": null, "to": "10.1109/mdt.2004.8" }, { "path": "references.3.key", "from": null, "to": "ref4" }, { "path": "references.3.unstructured", "from": null, "to": "M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and error tolerancein the presence of massive numbers of defects,” IEEE Des. TestComput., vol. 24, no. 3, pp. 216– 227, May-Jun. 2004" }, { "path": "references.4.doi", "from": null, "to": "10.1109/ats.2004.51" }, { "path": "references.4.key", "from": null, "to": "ref5" }, { "path": "references.4.unstructured", "from": null, "to": "M. A. Breuer, “Intelligible test techniques to sup-port error-tolerance,”in Proc. Asian Test Symp., Nov. 2004, pp. 386–393" }, { "path": "references.5.doi", "from": null, "to": "10.1109/test.2005.1584081" }, { "path": "references.5.key", "from": null, "to": "ref6" }, { "path": "references.5.unstructured", "from": null, "to": "K. J. Lee, T. Y. Hsieh, and M. A. Breuer, “A novel testing methodologybased on error-rate to support errortolerance,” in Proc. Int. Test Conf.,2005, pp. 1136–1144" }, { "path": "references.6.doi", "from": null, "to": "10.1109/dftvs.2005.38" }, { "path": "references.6.key", "from": null, "to": "ref7" }, { "path": "references.6.unstructured", "from": null, "to": "S. Chong and A. Ortega, “Hardware testing for error tolerant multimediacompression based on linear transforms,” in Proc. Defect andFault Tolerance in VLSI Syst. Symp., 2005, pp. 523– 531" }, { "path": "references.7.doi", "from": null, "to": "10.1109/dftvs.2005.19" }, { "path": "references.7.key", "from": null, "to": "ref8" }, { "path": "references.7.unstructured", "from": null, "to": "H. Chung and A. Ortega, “Analysis and testing for error tolerant motionestimation,” in Proc. Defect and Fault Tolerance in VLSI Syst. Symp.,2005, pp. 514–522" }, { "path": "references.8.key", "from": null, "to": "ref9" }, { "path": "references.8.unstructured", "from": null, "to": "H. H. Kuok, “Audio recording apparatus using an imperfect memorycircuit,” U.S. Patent 5 414 758, May 9, 1995" }, { "path": "references.9.doi", "from": null, "to": "10.1109/date.2007.364530" }, { "path": "references.9.key", "from": null, "to": "ref10" }, { "path": "references.9.unstructured", "from": null, "to": "T. Y. Hsieh, K. J. Lee, and M. A. Breuer, “Reduction of detected acceptablefaults for yield improvement via errortolerance,” in Proc.Des., Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6" }, { "path": "referent", "from": null, "to": "Creation" }, { "path": "structural_type", "from": null, "to": "Digital" }, { "path": "titles.0.lang", "from": null, "to": "en" }, { "path": "titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "titles.0.value", "from": null, "to": "AN STRATEGY OF POWER AND AREA COMPETENT APPROXIMATE MULTIPLIERS" }, { "path": "type", "from": null, "to": "JournalArticle" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jst.2023.v8.i01.pp06-18", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "AN STRATEGY OF POWER AND AREA COMPETENT APPROXIMATE MULTIPLIERS", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jst.2023.v8.i01.pp06-18" } ], "agents": [ { "role": "author", "name": { "given": "CHINTHALA KAVYA", "family": "CHINTHALA KAVYA" }, "sequence": "first", "affiliations": [ { "name": "DEPARTMENT OF ECE, AVN INSTITUTE OF ENGINEERING AND TECHNOLOGY, M", "identifiers": [ { "type": "ROR", "value": "04aymkn24" } ] } ] }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2023-03-02", "date_type": "PublicationDate", "online": "2023-03-02" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "8", "issue": "1", "pages": { "first": "6", "last": "18" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/676", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/676/605", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/676/1904", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/admin/uploads/Paper-1.pdf", "purpose": "similarity-checking" } ], "abstract": { "value": "In this paper, the area of efficiency multiplier put a sign suggests a fixed width through a replica redundancy through adoption My tolerance for noise (ANT) architecture with a multiplier of fixed width to build a redundancy version precision cutting Masa (RPR). ANT proposed architecture can meet the demand for high precision, low power consumption, and region Efficiency. RPR fixed-width design with error compensation through the circles of the possibilities and statistical analysis. use the When a partial product of the correct input vectors and vectors fixed in the palace and put in place to reduce truncation errors, hardware Failure holding circuit can be simplified compensation. The multiplier ANT 16 × 16 bits, the circuit area in our RPR fixed width It may be less, energy consumption in the design of ants can be saved as compared with the ANT state of the art design", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0/", "start": "2023-03-02", "applies_to": "vor" }, "references": [ { "key": "ref1", "unstructured": "B. Melvin, “Let’s think analog,” in Proc. IEEE Com-put. Soc. Annu.Symp. VLSI, 2005, pp. 2–5" }, { "key": "ref2", "unstructured": "International Technology Roadmap for Semiconductors [Online].Available: http://public.itrs.net" }, { "key": "ref3", "doi": "10.1109/iih-msp.2006.265055", "unstructured": "B. Melvin and Z. Haiyang, “Error-tolerance and multimedia,”in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia SignalProcess., 2006, pp. 521–524" }, { "key": "ref4", "doi": "10.1109/mdt.2004.8", "unstructured": "M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and error tolerancein the presence of massive numbers of defects,” IEEE Des. TestComput., vol. 24, no. 3, pp. 216– 227, May-Jun. 2004" }, { "key": "ref5", "doi": "10.1109/ats.2004.51", "unstructured": "M. A. Breuer, “Intelligible test techniques to sup-port error-tolerance,”in Proc. Asian Test Symp., Nov. 2004, pp. 386–393" }, { "key": "ref6", "doi": "10.1109/test.2005.1584081", "unstructured": "K. J. Lee, T. Y. Hsieh, and M. A. Breuer, “A novel testing methodologybased on error-rate to support errortolerance,” in Proc. Int. Test Conf.,2005, pp. 1136–1144" }, { "key": "ref7", "doi": "10.1109/dftvs.2005.38", "unstructured": "S. Chong and A. Ortega, “Hardware testing for error tolerant multimediacompression based on linear transforms,” in Proc. Defect andFault Tolerance in VLSI Syst. Symp., 2005, pp. 523– 531" }, { "key": "ref8", "doi": "10.1109/dftvs.2005.19", "unstructured": "H. Chung and A. Ortega, “Analysis and testing for error tolerant motionestimation,” in Proc. Defect and Fault Tolerance in VLSI Syst. Symp.,2005, pp. 514–522" }, { "key": "ref9", "unstructured": "H. H. Kuok, “Audio recording apparatus using an imperfect memorycircuit,” U.S. Patent 5 414 758, May 9, 1995" }, { "key": "ref10", "doi": "10.1109/date.2007.364530", "unstructured": "T. Y. Hsieh, K. J. Lee, and M. A. Breuer, “Reduction of detected acceptablefaults for yield improvement via errortolerance,” in Proc.Des., Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6" }, { "key": "ref11", "doi": "10.1109/tc.2005.145", "unstructured": "V. Palem, “Energy aware computing through probabilisticswitching: A study of limits,” IEEE Trans. Comput., vol. 54, no. 9, pp.1123–1137, Sep. 2005" }, { "key": "ref12", "doi": "10.7567/ssdm.2004.p1-8l", "unstructured": "S. Cheemalavagu, P. Korkmaz, and K. V. Palem“Ultra low energycomputing via probabilistic algorithms and devices: CMOS deviceprimitives and the energy-probability relationship,” in Proc. 2004 Int.Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp.402–403" }, { "key": "ref13", "doi": "10.1143/jjap.45.3307", "unstructured": "P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, “Advocatingnoise as an agent forultra-low energy computing: Probabilisticcomplementary metal-oxidesemiconductor devices and their characteristics,”Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006" }, { "key": "ref14", "doi": "10.1109/iscas.2005.1464676", "unstructured": "E. Stine, C. R. Babb, and V. B. Dave, “Constant addition utilizingflagged prefix structures,” in Proc.IEEE Int. Symp. Circuits and Systems(ISCAS), 2005" }, { "key": "ref15", "doi": "10.1109/tcsi.2005.851675", "unstructured": "L.-D. Van and C.-C. Yang, “Generalized low-error areaefficient fixedwidthmultipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25,no. 8, pp. 1608–1619, Aug. 2005" }, { "key": "ref16", "doi": "10.1109/tec.1961.5219274", "unstructured": "Lehman and N. Burla, “Skip techniques for high-speed carry propagationin binary arithmetic units,” IRE Trans. Electron. Comput., vol.EC-10, pp. 691–698, Dec. 1962" }, { "key": "ref17", "doi": "10.1109/iretelc.1962.5407919", "unstructured": "O. Bedrij, “Carry select adder,” IRE Trans. Electron. Comput., vol.EC-11, pp. 340–346, 1962" }, { "key": "ref18", "doi": "10.1109/jrproc.1961.287779", "unstructured": "O. MacSorley, “High speed arithmetic in binary computers,” IRE Proc.,vol. 49, pp. 67–91, 1961" }, { "key": "ref19", "unstructured": "Y. KiatSeng and R. Kaushik, Low-Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005" } ], "record": { "registrant": "Longman Publishers", "registered": "2024-02-16", "updated": "2026-09-28", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/676", "sha256_before": null, "sha256_after": "f1a497db8788120c8e6d6abc9faf4531ce246901ddee1601da9515b03247cc7d" }, { "seq": 2, "kind": "update", "at": "2026-09-29 23:59:46", "by": "Administrator (admin)", "by_kind": "user", "note": "record re-read from api.crossref.org", "changes": [ { "path": "container.titles.0.value", "from": "Journal of Science & Technology", "to": "Journal of Science & Technology" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jst.2023.v8.i01.pp06-18", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "AN STRATEGY OF POWER AND AREA COMPETENT APPROXIMATE MULTIPLIERS", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jst.2023.v8.i01.pp06-18" } ], "agents": [ { "role": "author", "name": { "given": "CHINTHALA KAVYA", "family": "CHINTHALA KAVYA" }, "sequence": "first", "affiliations": [ { "name": "DEPARTMENT OF ECE, AVN INSTITUTE OF ENGINEERING AND TECHNOLOGY, M", "identifiers": [ { "type": "ROR", "value": "04aymkn24" } ] } ] }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2023-03-02", "date_type": "PublicationDate", "online": "2023-03-02" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "8", "issue": "1", "pages": { "first": "6", "last": "18" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/676", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/676/605", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/676/1904", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/admin/uploads/Paper-1.pdf", "purpose": "similarity-checking" } ], "abstract": { "value": "In this paper, the area of efficiency multiplier put a sign suggests a fixed width through a replica redundancy through adoption My tolerance for noise (ANT) architecture with a multiplier of fixed width to build a redundancy version precision cutting Masa (RPR). ANT proposed architecture can meet the demand for high precision, low power consumption, and region Efficiency. RPR fixed-width design with error compensation through the circles of the possibilities and statistical analysis. use the When a partial product of the correct input vectors and vectors fixed in the palace and put in place to reduce truncation errors, hardware Failure holding circuit can be simplified compensation. The multiplier ANT 16 × 16 bits, the circuit area in our RPR fixed width It may be less, energy consumption in the design of ants can be saved as compared with the ANT state of the art design", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0/", "start": "2023-03-02", "applies_to": "vor" }, "references": [ { "key": "ref1", "unstructured": "B. Melvin, “Let’s think analog,” in Proc. IEEE Com-put. Soc. Annu.Symp. VLSI, 2005, pp. 2–5" }, { "key": "ref2", "unstructured": "International Technology Roadmap for Semiconductors [Online].Available: http://public.itrs.net" }, { "key": "ref3", "doi": "10.1109/iih-msp.2006.265055", "unstructured": "B. Melvin and Z. Haiyang, “Error-tolerance and multimedia,”in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia SignalProcess., 2006, pp. 521–524" }, { "key": "ref4", "doi": "10.1109/mdt.2004.8", "unstructured": "M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and error tolerancein the presence of massive numbers of defects,” IEEE Des. TestComput., vol. 24, no. 3, pp. 216– 227, May-Jun. 2004" }, { "key": "ref5", "doi": "10.1109/ats.2004.51", "unstructured": "M. A. Breuer, “Intelligible test techniques to sup-port error-tolerance,”in Proc. Asian Test Symp., Nov. 2004, pp. 386–393" }, { "key": "ref6", "doi": "10.1109/test.2005.1584081", "unstructured": "K. J. Lee, T. Y. Hsieh, and M. A. Breuer, “A novel testing methodologybased on error-rate to support errortolerance,” in Proc. Int. Test Conf.,2005, pp. 1136–1144" }, { "key": "ref7", "doi": "10.1109/dftvs.2005.38", "unstructured": "S. Chong and A. Ortega, “Hardware testing for error tolerant multimediacompression based on linear transforms,” in Proc. Defect andFault Tolerance in VLSI Syst. Symp., 2005, pp. 523– 531" }, { "key": "ref8", "doi": "10.1109/dftvs.2005.19", "unstructured": "H. Chung and A. Ortega, “Analysis and testing for error tolerant motionestimation,” in Proc. Defect and Fault Tolerance in VLSI Syst. Symp.,2005, pp. 514–522" }, { "key": "ref9", "unstructured": "H. H. Kuok, “Audio recording apparatus using an imperfect memorycircuit,” U.S. Patent 5 414 758, May 9, 1995" }, { "key": "ref10", "doi": "10.1109/date.2007.364530", "unstructured": "T. Y. Hsieh, K. J. Lee, and M. A. Breuer, “Reduction of detected acceptablefaults for yield improvement via errortolerance,” in Proc.Des., Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6" }, { "key": "ref11", "doi": "10.1109/tc.2005.145", "unstructured": "V. Palem, “Energy aware computing through probabilisticswitching: A study of limits,” IEEE Trans. Comput., vol. 54, no. 9, pp.1123–1137, Sep. 2005" }, { "key": "ref12", "doi": "10.7567/ssdm.2004.p1-8l", "unstructured": "S. Cheemalavagu, P. Korkmaz, and K. V. Palem“Ultra low energycomputing via probabilistic algorithms and devices: CMOS deviceprimitives and the energy-probability relationship,” in Proc. 2004 Int.Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp.402–403" }, { "key": "ref13", "doi": "10.1143/jjap.45.3307", "unstructured": "P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, “Advocatingnoise as an agent forultra-low energy computing: Probabilisticcomplementary metal-oxidesemiconductor devices and their characteristics,”Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006" }, { "key": "ref14", "doi": "10.1109/iscas.2005.1464676", "unstructured": "E. Stine, C. R. Babb, and V. B. Dave, “Constant addition utilizingflagged prefix structures,” in Proc.IEEE Int. Symp. Circuits and Systems(ISCAS), 2005" }, { "key": "ref15", "doi": "10.1109/tcsi.2005.851675", "unstructured": "L.-D. Van and C.-C. Yang, “Generalized low-error areaefficient fixedwidthmultipliers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25,no. 8, pp. 1608–1619, Aug. 2005" }, { "key": "ref16", "doi": "10.1109/tec.1961.5219274", "unstructured": "Lehman and N. Burla, “Skip techniques for high-speed carry propagationin binary arithmetic units,” IRE Trans. Electron. Comput., vol.EC-10, pp. 691–698, Dec. 1962" }, { "key": "ref17", "doi": "10.1109/iretelc.1962.5407919", "unstructured": "O. Bedrij, “Carry select adder,” IRE Trans. Electron. Comput., vol.EC-11, pp. 340–346, 1962" }, { "key": "ref18", "doi": "10.1109/jrproc.1961.287779", "unstructured": "O. MacSorley, “High speed arithmetic in binary computers,” IRE Proc.,vol. 49, pp. 67–91, 1961" }, { "key": "ref19", "unstructured": "Y. KiatSeng and R. Kaushik, Low-Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005" } ], "record": { "registrant": "Longman Publishers", "registered": "2024-02-16", "updated": "2026-09-28", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/676", "sha256_before": "f1a497db8788120c8e6d6abc9faf4531ce246901ddee1601da9515b03247cc7d", "sha256_after": "42720942c3abc60725de6053af167207db657cdf2d7046f351389594ffc43c9c" } ] }