{
    "ok": true,
    "doi": "10.46243/jst.2021.v6.i05.pp146-167",
    "events": [
        {
            "seq": 1,
            "kind": "register",
            "at": "2026-09-29 22:00:41",
            "by": "Administrator (admin)",
            "by_kind": "user",
            "note": "registered at Crossref; record read from api.crossref.org",
            "changes": [
                {
                    "path": "abstract.lang",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "abstract.value",
                    "from": null,
                    "to": "This paper gives an overview of the place of reverse engi- neering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products. The continuous drive of Moores law to increase the integration levelof silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns, and demanding the adoption of new and more sophisticated technology to analyse chips. Hardware encryption embedded in chips adds a whole other level of difficulty to IC analysis. This paper covers product teardowns, and discusses the techniques used for system-level analysis, both hardware and software; circuit extraction, taking the chip down to the transistor level, and working back up through the interconnects to create schematics; and process analysis, looking athow a chip is made, and what it is made of. Examples are also given of each type of RE. The paper concludes with a case study of the analysisof an IC with embedded encryption hardware."
                },
                {
                    "path": "agents.0.name.family",
                    "from": null,
                    "to": "G Shobha"
                },
                {
                    "path": "agents.0.name.given",
                    "from": null,
                    "to": ""
                },
                {
                    "path": "agents.0.role",
                    "from": null,
                    "to": "author"
                },
                {
                    "path": "agents.0.sequence",
                    "from": null,
                    "to": "first"
                },
                {
                    "path": "agents.1.name.family",
                    "from": null,
                    "to": "B Swetha"
                },
                {
                    "path": "agents.1.name.given",
                    "from": null,
                    "to": ""
                },
                {
                    "path": "agents.1.role",
                    "from": null,
                    "to": "author"
                },
                {
                    "path": "agents.1.sequence",
                    "from": null,
                    "to": "additional"
                },
                {
                    "path": "agents.2.name.family",
                    "from": null,
                    "to": "V David"
                },
                {
                    "path": "agents.2.name.given",
                    "from": null,
                    "to": ""
                },
                {
                    "path": "agents.2.role",
                    "from": null,
                    "to": "author"
                },
                {
                    "path": "agents.2.sequence",
                    "from": null,
                    "to": "additional"
                },
                {
                    "path": "agents.3.name.org",
                    "from": null,
                    "to": "Longman Publishers"
                },
                {
                    "path": "agents.3.role",
                    "from": null,
                    "to": "publisher"
                },
                {
                    "path": "characters.0",
                    "from": null,
                    "to": "Language"
                },
                {
                    "path": "container.identifiers.0.medium",
                    "from": null,
                    "to": "electronic"
                },
                {
                    "path": "container.identifiers.0.type",
                    "from": null,
                    "to": "ISSN"
                },
                {
                    "path": "container.identifiers.0.value",
                    "from": null,
                    "to": "2456-5660"
                },
                {
                    "path": "container.issue",
                    "from": null,
                    "to": "05"
                },
                {
                    "path": "container.pages.first",
                    "from": null,
                    "to": "146"
                },
                {
                    "path": "container.pages.last",
                    "from": null,
                    "to": "167"
                },
                {
                    "path": "container.titles.0.type",
                    "from": null,
                    "to": "PrincipalTitle"
                },
                {
                    "path": "container.titles.0.value",
                    "from": null,
                    "to": "Journal of Science &amp; Technology"
                },
                {
                    "path": "container.type",
                    "from": null,
                    "to": "Journal"
                },
                {
                    "path": "container.volume",
                    "from": null,
                    "to": "06"
                },
                {
                    "path": "dates.date_type",
                    "from": null,
                    "to": "PublicationDate"
                },
                {
                    "path": "dates.online",
                    "from": null,
                    "to": "2021-10-29"
                },
                {
                    "path": "dates.published",
                    "from": null,
                    "to": "2021-10-29"
                },
                {
                    "path": "doi",
                    "from": null,
                    "to": "10.46243/jst.2021.v6.i05.pp146-167"
                },
                {
                    "path": "format",
                    "from": null,
                    "to": "smartscholars-doi-metadata/1.0"
                },
                {
                    "path": "identifiers.0.type",
                    "from": null,
                    "to": "DOI"
                },
                {
                    "path": "identifiers.0.value",
                    "from": null,
                    "to": "10.46243/jst.2021.v6.i05.pp146-167"
                },
                {
                    "path": "language",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "license.applies_to",
                    "from": null,
                    "to": "vor"
                },
                {
                    "path": "license.start",
                    "from": null,
                    "to": "2021-10-29"
                },
                {
                    "path": "license.url",
                    "from": null,
                    "to": "https://creativecommons.org/licenses/by/4.0/"
                },
                {
                    "path": "links.0.primary",
                    "from": null,
                    "to": true
                },
                {
                    "path": "links.0.return_type",
                    "from": null,
                    "to": "text/html"
                },
                {
                    "path": "links.0.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/view/926"
                },
                {
                    "path": "links.1.purpose",
                    "from": null,
                    "to": "text-mining"
                },
                {
                    "path": "links.1.return_type",
                    "from": null,
                    "to": "application/pdf"
                },
                {
                    "path": "links.1.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/download/926/853"
                },
                {
                    "path": "links.2.purpose",
                    "from": null,
                    "to": "text-mining"
                },
                {
                    "path": "links.2.return_type",
                    "from": null,
                    "to": "application/xml"
                },
                {
                    "path": "links.2.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/download/926/2579"
                },
                {
                    "path": "links.3.purpose",
                    "from": null,
                    "to": "similarity-checking"
                },
                {
                    "path": "links.3.url",
                    "from": null,
                    "to": "https://www.jst.org.in/index.php/pub/article/view/926/853"
                },
                {
                    "path": "modes.0",
                    "from": null,
                    "to": "Visual"
                },
                {
                    "path": "record.issue_number",
                    "from": null,
                    "to": 1
                },
                {
                    "path": "record.registered",
                    "from": null,
                    "to": "2026-09-12"
                },
                {
                    "path": "record.registrant",
                    "from": null,
                    "to": "Longman Publishers"
                },
                {
                    "path": "record.source",
                    "from": null,
                    "to": "crossref-api"
                },
                {
                    "path": "record.source_agency",
                    "from": null,
                    "to": "Crossref (member 25296)"
                },
                {
                    "path": "record.updated",
                    "from": null,
                    "to": "2026-09-20"
                },
                {
                    "path": "references.0.key",
                    "from": null,
                    "to": "ref1"
                },
                {
                    "path": "references.0.unstructured",
                    "from": null,
                    "to": "References"
                },
                {
                    "path": "references.1.key",
                    "from": null,
                    "to": "ref2"
                },
                {
                    "path": "references.1.unstructured",
                    "from": null,
                    "to": "James D. A case study: Looking inside Apple's iPod Nano – a teardown to the atomic scale [Internet]. Available from: http://electronics.wesrch.com/Paper/paper_details.php?id=EL1SE1KWRX174&paper_type=pdf&type=author"
                },
                {
                    "path": "references.2.doi",
                    "from": null,
                    "to": "10.1109/iedm.2006.346878"
                },
                {
                    "path": "references.2.key",
                    "from": null,
                    "to": "ref3"
                },
                {
                    "path": "references.2.unstructured",
                    "from": null,
                    "to": "Nii H, et al. A 45 nm high performance bulk logic platform technology (CMOS6) using ultra-high NA (1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL. In: IEDM 2006 Technical Digest; 2006. p.685-688."
                },
                {
                    "path": "references.3.key",
                    "from": null,
                    "to": "ref4"
                },
                {
                    "path": "references.3.unstructured",
                    "from": null,
                    "to": "Narasimha S, et al. High performance 45 nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In: IEDM 2006 Technical Digest; 2006. p.689-692."
                },
                {
                    "path": "references.4.doi",
                    "from": null,
                    "to": "10.1109/iedm.2004.1419255"
                },
                {
                    "path": "references.4.key",
                    "from": null,
                    "to": "ref5"
                },
                {
                    "path": "references.4.unstructured",
                    "from": null,
                    "to": "Chatterjee A, et al. A 65 nm CMOS technology for mobile and digital signal processing applications. In: IEDM 2004 Technical Digest; 2004. p.665-668."
                },
                {
                    "path": "references.5.key",
                    "from": null,
                    "to": "ref6"
                },
                {
                    "path": "references.5.unstructured",
                    "from": null,
                    "to": "International Technology Roadmap for Semiconductors. 2005 ITRS: Metrology section; 2005."
                },
                {
                    "path": "references.6.doi",
                    "from": null,
                    "to": "10.1063/1.2062965"
                },
                {
                    "path": "references.6.key",
                    "from": null,
                    "to": "ref7"
                },
                {
                    "path": "references.6.unstructured",
                    "from": null,
                    "to": "Vartanian V, et al. Metrology challenges for 45 nm strained-Si devices. In: 2005 International Conference on Characterization and Metrology for ULSI Technology; 2005."
                },
                {
                    "path": "referent",
                    "from": null,
                    "to": "Creation"
                },
                {
                    "path": "structural_type",
                    "from": null,
                    "to": "Digital"
                },
                {
                    "path": "titles.0.lang",
                    "from": null,
                    "to": "en"
                },
                {
                    "path": "titles.0.type",
                    "from": null,
                    "to": "PrincipalTitle"
                },
                {
                    "path": "titles.0.value",
                    "from": null,
                    "to": "The State-of-the-Art in IC Reverse Engineering"
                },
                {
                    "path": "type",
                    "from": null,
                    "to": "JournalArticle"
                }
            ],
            "record_after": {
                "format": "smartscholars-doi-metadata/1.0",
                "doi": "10.46243/jst.2021.v6.i05.pp146-167",
                "referent": "Creation",
                "type": "JournalArticle",
                "structural_type": "Digital",
                "modes": [
                    "Visual"
                ],
                "characters": [
                    "Language"
                ],
                "titles": [
                    {
                        "value": "The State-of-the-Art in IC Reverse Engineering",
                        "type": "PrincipalTitle",
                        "lang": "en"
                    }
                ],
                "identifiers": [
                    {
                        "type": "DOI",
                        "value": "10.46243/jst.2021.v6.i05.pp146-167"
                    }
                ],
                "agents": [
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "G Shobha"
                        },
                        "sequence": "first"
                    },
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "B Swetha"
                        },
                        "sequence": "additional"
                    },
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "V David"
                        },
                        "sequence": "additional"
                    },
                    {
                        "role": "publisher",
                        "name": {
                            "org": "Longman Publishers"
                        }
                    }
                ],
                "dates": {
                    "published": "2021-10-29",
                    "date_type": "PublicationDate",
                    "online": "2021-10-29"
                },
                "language": "en",
                "container": {
                    "type": "Journal",
                    "titles": [
                        {
                            "value": "Journal of Science &amp; Technology",
                            "type": "PrincipalTitle"
                        }
                    ],
                    "identifiers": [
                        {
                            "type": "ISSN",
                            "value": "2456-5660",
                            "medium": "electronic"
                        }
                    ],
                    "volume": "06",
                    "issue": "05",
                    "pages": {
                        "first": "146",
                        "last": "167"
                    }
                },
                "links": [
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/926",
                        "return_type": "text/html",
                        "primary": true
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/926/853",
                        "purpose": "text-mining",
                        "return_type": "application/pdf"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/926/2579",
                        "purpose": "text-mining",
                        "return_type": "application/xml"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/926/853",
                        "purpose": "similarity-checking"
                    }
                ],
                "abstract": {
                    "value": "This paper gives an overview of the place of reverse engi- neering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products. The continuous drive of Moores law to increase the integration levelof silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns, and demanding the adoption of new and more sophisticated technology to analyse chips. Hardware encryption embedded in chips adds a whole other level of difficulty to IC analysis. This paper covers product teardowns, and discusses the techniques used for system-level analysis, both hardware and software; circuit extraction, taking the chip down to the transistor level, and working back up through the interconnects to create schematics; and process analysis, looking athow a chip is made, and what it is made of. Examples are also given of each type of RE. The paper concludes with a case study of the analysisof an IC with embedded encryption hardware.",
                    "lang": "en"
                },
                "license": {
                    "url": "https://creativecommons.org/licenses/by/4.0/",
                    "start": "2021-10-29",
                    "applies_to": "vor"
                },
                "references": [
                    {
                        "key": "ref1",
                        "unstructured": "References"
                    },
                    {
                        "key": "ref2",
                        "unstructured": "James D. A case study: Looking inside Apple's iPod Nano – a teardown to the atomic scale [Internet]. Available from: http://electronics.wesrch.com/Paper/paper_details.php?id=EL1SE1KWRX174&paper_type=pdf&type=author"
                    },
                    {
                        "key": "ref3",
                        "doi": "10.1109/iedm.2006.346878",
                        "unstructured": "Nii H, et al. A 45 nm high performance bulk logic platform technology (CMOS6) using ultra-high NA (1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL. In: IEDM 2006 Technical Digest; 2006. p.685-688."
                    },
                    {
                        "key": "ref4",
                        "unstructured": "Narasimha S, et al. High performance 45 nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In: IEDM 2006 Technical Digest; 2006. p.689-692."
                    },
                    {
                        "key": "ref5",
                        "doi": "10.1109/iedm.2004.1419255",
                        "unstructured": "Chatterjee A, et al. A 65 nm CMOS technology for mobile and digital signal processing applications. In: IEDM 2004 Technical Digest; 2004. p.665-668."
                    },
                    {
                        "key": "ref6",
                        "unstructured": "International Technology Roadmap for Semiconductors. 2005 ITRS: Metrology section; 2005."
                    },
                    {
                        "key": "ref7",
                        "doi": "10.1063/1.2062965",
                        "unstructured": "Vartanian V, et al. Metrology challenges for 45 nm strained-Si devices. In: 2005 International Conference on Characterization and Metrology for ULSI Technology; 2005."
                    }
                ],
                "record": {
                    "registrant": "Longman Publishers",
                    "registered": "2026-09-12",
                    "updated": "2026-09-20",
                    "issue_number": 1,
                    "source": "crossref-api",
                    "source_agency": "Crossref (member 25296)"
                }
            },
            "url_after": "https://www.jst.org.in/index.php/pub/article/view/926",
            "sha256_before": null,
            "sha256_after": "172ba0b1b2446cbd2df1a957ec607d6ab4e6392d3f990b120ee9a21fc7e8f509"
        },
        {
            "seq": 2,
            "kind": "update",
            "at": "2026-09-30 00:00:01",
            "by": "Administrator (admin)",
            "by_kind": "user",
            "note": "record re-read from api.crossref.org",
            "changes": [
                {
                    "path": "container.titles.0.value",
                    "from": "Journal of Science &amp; Technology",
                    "to": "Journal of Science & Technology"
                }
            ],
            "record_after": {
                "format": "smartscholars-doi-metadata/1.0",
                "doi": "10.46243/jst.2021.v6.i05.pp146-167",
                "referent": "Creation",
                "type": "JournalArticle",
                "structural_type": "Digital",
                "modes": [
                    "Visual"
                ],
                "characters": [
                    "Language"
                ],
                "titles": [
                    {
                        "value": "The State-of-the-Art in IC Reverse Engineering",
                        "type": "PrincipalTitle",
                        "lang": "en"
                    }
                ],
                "identifiers": [
                    {
                        "type": "DOI",
                        "value": "10.46243/jst.2021.v6.i05.pp146-167"
                    }
                ],
                "agents": [
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "G Shobha"
                        },
                        "sequence": "first"
                    },
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "B Swetha"
                        },
                        "sequence": "additional"
                    },
                    {
                        "role": "author",
                        "name": {
                            "given": "",
                            "family": "V David"
                        },
                        "sequence": "additional"
                    },
                    {
                        "role": "publisher",
                        "name": {
                            "org": "Longman Publishers"
                        }
                    }
                ],
                "dates": {
                    "published": "2021-10-29",
                    "date_type": "PublicationDate",
                    "online": "2021-10-29"
                },
                "language": "en",
                "container": {
                    "type": "Journal",
                    "titles": [
                        {
                            "value": "Journal of Science & Technology",
                            "type": "PrincipalTitle"
                        }
                    ],
                    "identifiers": [
                        {
                            "type": "ISSN",
                            "value": "2456-5660",
                            "medium": "electronic"
                        }
                    ],
                    "volume": "06",
                    "issue": "05",
                    "pages": {
                        "first": "146",
                        "last": "167"
                    }
                },
                "links": [
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/926",
                        "return_type": "text/html",
                        "primary": true
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/926/853",
                        "purpose": "text-mining",
                        "return_type": "application/pdf"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/download/926/2579",
                        "purpose": "text-mining",
                        "return_type": "application/xml"
                    },
                    {
                        "url": "https://www.jst.org.in/index.php/pub/article/view/926/853",
                        "purpose": "similarity-checking"
                    }
                ],
                "abstract": {
                    "value": "This paper gives an overview of the place of reverse engi- neering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products. The continuous drive of Moores law to increase the integration levelof silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns, and demanding the adoption of new and more sophisticated technology to analyse chips. Hardware encryption embedded in chips adds a whole other level of difficulty to IC analysis. This paper covers product teardowns, and discusses the techniques used for system-level analysis, both hardware and software; circuit extraction, taking the chip down to the transistor level, and working back up through the interconnects to create schematics; and process analysis, looking athow a chip is made, and what it is made of. Examples are also given of each type of RE. The paper concludes with a case study of the analysisof an IC with embedded encryption hardware.",
                    "lang": "en"
                },
                "license": {
                    "url": "https://creativecommons.org/licenses/by/4.0/",
                    "start": "2021-10-29",
                    "applies_to": "vor"
                },
                "references": [
                    {
                        "key": "ref1",
                        "unstructured": "References"
                    },
                    {
                        "key": "ref2",
                        "unstructured": "James D. A case study: Looking inside Apple's iPod Nano – a teardown to the atomic scale [Internet]. Available from: http://electronics.wesrch.com/Paper/paper_details.php?id=EL1SE1KWRX174&paper_type=pdf&type=author"
                    },
                    {
                        "key": "ref3",
                        "doi": "10.1109/iedm.2006.346878",
                        "unstructured": "Nii H, et al. A 45 nm high performance bulk logic platform technology (CMOS6) using ultra-high NA (1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL. In: IEDM 2006 Technical Digest; 2006. p.685-688."
                    },
                    {
                        "key": "ref4",
                        "unstructured": "Narasimha S, et al. High performance 45 nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In: IEDM 2006 Technical Digest; 2006. p.689-692."
                    },
                    {
                        "key": "ref5",
                        "doi": "10.1109/iedm.2004.1419255",
                        "unstructured": "Chatterjee A, et al. A 65 nm CMOS technology for mobile and digital signal processing applications. In: IEDM 2004 Technical Digest; 2004. p.665-668."
                    },
                    {
                        "key": "ref6",
                        "unstructured": "International Technology Roadmap for Semiconductors. 2005 ITRS: Metrology section; 2005."
                    },
                    {
                        "key": "ref7",
                        "doi": "10.1063/1.2062965",
                        "unstructured": "Vartanian V, et al. Metrology challenges for 45 nm strained-Si devices. In: 2005 International Conference on Characterization and Metrology for ULSI Technology; 2005."
                    }
                ],
                "record": {
                    "registrant": "Longman Publishers",
                    "registered": "2026-09-12",
                    "updated": "2026-09-20",
                    "issue_number": 1,
                    "source": "crossref-api",
                    "source_agency": "Crossref (member 25296)"
                }
            },
            "url_after": "https://www.jst.org.in/index.php/pub/article/view/926",
            "sha256_before": "172ba0b1b2446cbd2df1a957ec607d6ab4e6392d3f990b120ee9a21fc7e8f509",
            "sha256_after": "93a91e971ccec9bd3b5eaea5230af84f5b83e77698a38e4ac41d0c53bb9256b6"
        }
    ]
}