{ "ok": true, "doi": "10.46243/jst.2021.v6.i01.pp185-194", "events": [ { "seq": 1, "kind": "register", "at": "2026-09-29 22:00:37", "by": "Administrator (admin)", "by_kind": "user", "note": "registered at Crossref; record read from api.crossref.org", "changes": [ { "path": "abstract.lang", "from": null, "to": "en" }, { "path": "abstract.value", "from": null, "to": "This article proposes a computerized converter (TDC) solution that can meet a broad range of knowledge and fine-time goals at the same time. The proposed TDC utilizes a beat contracting (PS) plot for a precise target and two-advance (TS) engineering for a larger range in the second phase. The suggested PS TDC solves the undesired non-uniform contracting rate issue that plagues conventional PS TDCs by using an assumed counterbalance beat and a balance beat width detecting method. Due to sign spread and extension fraud between coarse and fine phases, the proposed TS architecture achieves nonlinearity with a few methods, resulting in an inferred coarse increase adjustment mechanism. The replication findings in a 0.18-m normal CMOS innovation show 2.0-ps targetsand 16-piece go connected to 130-ns input time interim of 0.08-mm2 area in a TDC modification. With an 18.0 maws 1.8-V supply, it has a single-shot accuracy of 1.44 ps and operates at 3.3 MS/s." }, { "path": "agents.0.name.family", "from": null, "to": "Dr.RANGANAHAN" }, { "path": "agents.0.name.given", "from": null, "to": "" }, { "path": "agents.0.role", "from": null, "to": "author" }, { "path": "agents.0.sequence", "from": null, "to": "first" }, { "path": "agents.1.name.family", "from": null, "to": "KRISHNA REDDY" }, { "path": "agents.1.name.given", "from": null, "to": "Dr.EDARA" }, { "path": "agents.1.role", "from": null, "to": "author" }, { "path": "agents.1.sequence", "from": null, "to": "additional" }, { "path": "agents.2.name.family", "from": null, "to": "SUBRAMANIAN" }, { "path": "agents.2.name.given", "from": null, "to": "Dr.SHIVA" }, { "path": "agents.2.role", "from": null, "to": "author" }, { "path": "agents.2.sequence", "from": null, "to": "additional" }, { "path": "agents.3.name.family", "from": null, "to": "PRAKASH" }, { "path": "agents.3.name.given", "from": null, "to": "G" }, { "path": "agents.3.role", "from": null, "to": "author" }, { "path": "agents.3.sequence", "from": null, "to": "additional" }, { "path": "agents.4.name.family", "from": null, "to": "ESWARAIAH" }, { "path": "agents.4.name.given", "from": null, "to": "K" }, { "path": "agents.4.role", "from": null, "to": "author" }, { "path": "agents.4.sequence", "from": null, "to": "additional" }, { "path": "agents.5.name.family", "from": null, "to": "ADAIKALAKUMAR" }, { "path": "agents.5.name.given", "from": null, "to": "Dr.P" }, { "path": "agents.5.role", "from": null, "to": "author" }, { "path": "agents.5.sequence", "from": null, "to": "additional" }, { "path": "agents.6.name.org", "from": null, "to": "Longman Publishers" }, { "path": "agents.6.role", "from": null, "to": "publisher" }, { "path": "characters.0", "from": null, "to": "Language" }, { "path": "container.identifiers.0.medium", "from": null, "to": "electronic" }, { "path": "container.identifiers.0.type", "from": null, "to": "ISSN" }, { "path": "container.identifiers.0.value", "from": null, "to": "2456-5660" }, { "path": "container.issue", "from": null, "to": "01" }, { "path": "container.pages.first", "from": null, "to": "185" }, { "path": "container.pages.last", "from": null, "to": "194" }, { "path": "container.titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "container.titles.0.value", "from": null, "to": "Journal of Science & Technology" }, { "path": "container.type", "from": null, "to": "Journal" }, { "path": "container.volume", "from": null, "to": "06" }, { "path": "dates.date_type", "from": null, "to": "PublicationDate" }, { "path": "dates.online", "from": null, "to": "2021-01-03" }, { "path": "dates.published", "from": null, "to": "2021-01-03" }, { "path": "doi", "from": null, "to": "10.46243/jst.2021.v6.i01.pp185-194" }, { "path": "format", "from": null, "to": "smartscholars-doi-metadata/1.0" }, { "path": "identifiers.0.type", "from": null, "to": "DOI" }, { "path": "identifiers.0.value", "from": null, "to": "10.46243/jst.2021.v6.i01.pp185-194" }, { "path": "language", "from": null, "to": "en" }, { "path": "license.applies_to", "from": null, "to": "vor" }, { "path": "license.start", "from": null, "to": "2021-01-03" }, { "path": "license.url", "from": null, "to": "https://creativecommons.org/licenses/by/4.0" }, { "path": "links.0.primary", "from": null, "to": true }, { "path": "links.0.return_type", "from": null, "to": "text/html" }, { "path": "links.0.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/view/344" }, { "path": "links.1.purpose", "from": null, "to": "text-mining" }, { "path": "links.1.return_type", "from": null, "to": "application/pdf" }, { "path": "links.1.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/344/306" }, { "path": "links.2.purpose", "from": null, "to": "text-mining" }, { "path": "links.2.return_type", "from": null, "to": "application/xml" }, { "path": "links.2.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/download/344/2915" }, { "path": "links.3.purpose", "from": null, "to": "similarity-checking" }, { "path": "links.3.url", "from": null, "to": "https://www.jst.org.in/index.php/pub/article/view/344/306" }, { "path": "modes.0", "from": null, "to": "Visual" }, { "path": "record.issue_number", "from": null, "to": 1 }, { "path": "record.registered", "from": null, "to": "2026-09-10" }, { "path": "record.registrant", "from": null, "to": "Longman Publishers" }, { "path": "record.source", "from": null, "to": "crossref-api" }, { "path": "record.source_agency", "from": null, "to": "Crossref (member 25296)" }, { "path": "record.updated", "from": null, "to": "2026-09-20" }, { "path": "references.0.doi", "from": null, "to": "10.1109/jssc.2004.836345" }, { "path": "references.0.key", "from": null, "to": "ref1" }, { "path": "references.0.unstructured", "from": null, "to": "R. B. Staszewski et al., “All-digital TX frequency synthesizer anddiscrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, Dec. 2004" }, { "path": "references.1.doi", "from": null, "to": "10.1587/elex.15.20182001" }, { "path": "references.1.key", "from": null, "to": "ref2" }, { "path": "references.1.unstructured", "from": null, "to": "K. Asada, T. Nakura, T. Iizuka, and M. Ikeda, “Time-domain approach for analog circuits in deep sub-micron LSI,” IEICE Electron. Express, vol. 15, no. 6, pp. 1–21, 2018" }, { "path": "references.10.doi", "from": null, "to": "10.1109/asscc.2016.7844198" }, { "path": "references.10.key", "from": null, "to": "ref11" }, { "path": "references.10.unstructured", "from": null, "to": "T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A fine-resolution pulse shrinking time-to-digital converter with completion detection utilizing built-in offset pulse,” in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2016, pp. 313–316" }, { "path": "references.11.doi", "from": null, "to": "10.1109/82.868466" }, { "path": "references.11.key", "from": null, "to": "ref12" }, { "path": "references.11.unstructured", "from": null, "to": "P. Chen, S.-I. Liu, and J. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954–958, Sep. 2000" }, { "path": "references.12.doi", "from": null, "to": "10.1109/jssc.2006.874281" }, { "path": "references.12.key", "from": null, "to": "ref13" }, { "path": "references.12.unstructured", "from": null, "to": "J.-P. Jansson, A. Mäntyniemi, and J. Kostamovaara, “A CMOS time-to-digital converter with better than 10 ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286–1296, Jun. 2006" }, { "path": "references.13.doi", "from": null, "to": "10.1109/vlsid.2006.28" }, { "path": "references.13.key", "from": null, "to": "ref14" }, { "path": "references.13.unstructured", "from": null, "to": "V. Ramakrishnan and P. T. Balsara, “A wide-range, high-resolution,compact, CMOS time to digital converter,” in Proc. 19th Int. Conf. VLSI Design (VLSID), Jan. 2006, pp. 197–202" }, { "path": "references.14.doi", "from": null, "to": "10.1007/978-90-481-8628-0" }, { "path": "references.14.key", "from": null, "to": "ref15" }, { "path": "references.14.unstructured", "from": null, "to": "S. Henzler, Time-to-Digital Converters. Amsterdam, The Netherlands: Springer, 2010. 193 | 10 194 | 10" }, { "path": "references.2.doi", "from": null, "to": "10.1109/19.650815" }, { "path": "references.2.key", "from": null, "to": "ref3" }, { "path": "references.2.unstructured", "from": null, "to": "P. Palojärvi, K. Määttä, and J. Kostamovaara, “Integrated time-of-flight laser radar,” IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996–999, Aug. 1997" }, { "path": "references.3.doi", "from": null, "to": "10.1109/isec.2013.6604259" }, { "path": "references.3.key", "from": null, "to": "ref4" }, { "path": "references.3.unstructured", "from": null, "to": "K. Sano et al., “Design and high-speed tests of a single-flux-quantum time-to-digital converter for time-of-flight mass spectrometry,” in Proc. IEEE 14th Int. Superconductive Electron. Conf. (ISEC), Jul. 2013, pp. 1–3" }, { "path": "references.4.doi", "from": null, "to": "10.1109/jssc.2015.2496788" }, { "path": "references.4.key", "from": null, "to": "ref5" }, { "path": "references.4.unstructured", "from": null, "to": "M.-W. Seo et al., “A 10 ps time-resolution CMOS image sensor withtwo-tap true-CDS lock-in pixels for fluorescence lifetime imaging,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 141–154, Jan. 2016" }, { "path": "references.5.doi", "from": null, "to": "10.1109/tcsi.2014.2304656" }, { "path": "references.5.key", "from": null, "to": "ref6" }, { "path": "references.5.unstructured", "from": null, "to": "Y. Kim and T. W. Kim, “An 11 b 7 ps resolution two-step time-to digital converter with 3-D Vernier space,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326–2336, Aug. 2014" }, { "path": "references.6.doi", "from": null, "to": "10.1109/jssc.2010.2047435" }, { "path": "references.6.key", "from": null, "to": "ref7" }, { "path": "references.6.unstructured", "from": null, "to": "L. Vercesi, A. Liscidini, and R. Castello, “Two-dimensions Vernier time-to-digital converter,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1504–1512, Aug. 2010" }, { "path": "references.7.doi", "from": null, "to": "10.1109/tcsi.2012.2215737" }, { "path": "references.7.key", "from": null, "to": "ref8" }, { "path": "references.7.unstructured", "from": null, "to": "B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, “A high-linearity,17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 557–569, Mar. 2013" }, { "path": "references.8.doi", "from": null, "to": "10.1016/j.mejo.2015.06.016" }, { "path": "references.8.key", "from": null, "to": "ref9" }, { "path": "references.8.unstructured", "from": null, "to": "C.-T. Ko, K.-P. Pun, and A. Gothenberg, “A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration,” Microelectron. J., vol. 46, no. 12, pp. 1469–1480, Dec. 2015" }, { "path": "references.9.doi", "from": null, "to": "10.1109/tcsii.2013.2296192" }, { "path": "references.9.key", "from": null, "to": "ref10" }, { "path": "references.9.unstructured", "from": null, "to": "C.-C. Chen, S.-H. Lin, and C.-S. Hwang, “An area-efficient CMOS timeto- digital converter based on a pulse-shrinking scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014" }, { "path": "referent", "from": null, "to": "Creation" }, { "path": "structural_type", "from": null, "to": "Digital" }, { "path": "titles.0.lang", "from": null, "to": "en" }, { "path": "titles.0.type", "from": null, "to": "PrincipalTitle" }, { "path": "titles.0.value", "from": null, "to": "TWO-STEP TDC CMOS RESOLUTION WITH BUILT-IN COARSE GAIN CALIBRATION BY PULSE-SHRINKING FINE STAGE" }, { "path": "type", "from": null, "to": "JournalArticle" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jst.2021.v6.i01.pp185-194", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "TWO-STEP TDC CMOS RESOLUTION WITH BUILT-IN COARSE GAIN CALIBRATION BY PULSE-SHRINKING FINE STAGE", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jst.2021.v6.i01.pp185-194" } ], "agents": [ { "role": "author", "name": { "given": "", "family": "Dr.RANGANAHAN" }, "sequence": "first" }, { "role": "author", "name": { "given": "Dr.EDARA", "family": "KRISHNA REDDY" }, "sequence": "additional" }, { "role": "author", "name": { "given": "Dr.SHIVA", "family": "SUBRAMANIAN" }, "sequence": "additional" }, { "role": "author", "name": { "given": "G", "family": "PRAKASH" }, "sequence": "additional" }, { "role": "author", "name": { "given": "K", "family": "ESWARAIAH" }, "sequence": "additional" }, { "role": "author", "name": { "given": "Dr.P", "family": "ADAIKALAKUMAR" }, "sequence": "additional" }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2021-01-03", "date_type": "PublicationDate", "online": "2021-01-03" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "06", "issue": "01", "pages": { "first": "185", "last": "194" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/344", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/344/306", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/344/2915", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/index.php/pub/article/view/344/306", "purpose": "similarity-checking" } ], "abstract": { "value": "This article proposes a computerized converter (TDC) solution that can meet a broad range of knowledge and fine-time goals at the same time. The proposed TDC utilizes a beat contracting (PS) plot for a precise target and two-advance (TS) engineering for a larger range in the second phase. The suggested PS TDC solves the undesired non-uniform contracting rate issue that plagues conventional PS TDCs by using an assumed counterbalance beat and a balance beat width detecting method. Due to sign spread and extension fraud between coarse and fine phases, the proposed TS architecture achieves nonlinearity with a few methods, resulting in an inferred coarse increase adjustment mechanism. The replication findings in a 0.18-m normal CMOS innovation show 2.0-ps targetsand 16-piece go connected to 130-ns input time interim of 0.08-mm2 area in a TDC modification. With an 18.0 maws 1.8-V supply, it has a single-shot accuracy of 1.44 ps and operates at 3.3 MS/s.", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0", "start": "2021-01-03", "applies_to": "vor" }, "references": [ { "key": "ref1", "doi": "10.1109/jssc.2004.836345", "unstructured": "R. B. Staszewski et al., “All-digital TX frequency synthesizer anddiscrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, Dec. 2004" }, { "key": "ref2", "doi": "10.1587/elex.15.20182001", "unstructured": "K. Asada, T. Nakura, T. Iizuka, and M. Ikeda, “Time-domain approach for analog circuits in deep sub-micron LSI,” IEICE Electron. Express, vol. 15, no. 6, pp. 1–21, 2018" }, { "key": "ref3", "doi": "10.1109/19.650815", "unstructured": "P. Palojärvi, K. Määttä, and J. Kostamovaara, “Integrated time-of-flight laser radar,” IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996–999, Aug. 1997" }, { "key": "ref4", "doi": "10.1109/isec.2013.6604259", "unstructured": "K. Sano et al., “Design and high-speed tests of a single-flux-quantum time-to-digital converter for time-of-flight mass spectrometry,” in Proc. IEEE 14th Int. Superconductive Electron. Conf. (ISEC), Jul. 2013, pp. 1–3" }, { "key": "ref5", "doi": "10.1109/jssc.2015.2496788", "unstructured": "M.-W. Seo et al., “A 10 ps time-resolution CMOS image sensor withtwo-tap true-CDS lock-in pixels for fluorescence lifetime imaging,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 141–154, Jan. 2016" }, { "key": "ref6", "doi": "10.1109/tcsi.2014.2304656", "unstructured": "Y. Kim and T. W. Kim, “An 11 b 7 ps resolution two-step time-to digital converter with 3-D Vernier space,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326–2336, Aug. 2014" }, { "key": "ref7", "doi": "10.1109/jssc.2010.2047435", "unstructured": "L. Vercesi, A. Liscidini, and R. Castello, “Two-dimensions Vernier time-to-digital converter,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1504–1512, Aug. 2010" }, { "key": "ref8", "doi": "10.1109/tcsi.2012.2215737", "unstructured": "B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, “A high-linearity,17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 557–569, Mar. 2013" }, { "key": "ref9", "doi": "10.1016/j.mejo.2015.06.016", "unstructured": "C.-T. Ko, K.-P. Pun, and A. Gothenberg, “A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration,” Microelectron. J., vol. 46, no. 12, pp. 1469–1480, Dec. 2015" }, { "key": "ref10", "doi": "10.1109/tcsii.2013.2296192", "unstructured": "C.-C. Chen, S.-H. Lin, and C.-S. Hwang, “An area-efficient CMOS timeto- digital converter based on a pulse-shrinking scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014" }, { "key": "ref11", "doi": "10.1109/asscc.2016.7844198", "unstructured": "T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A fine-resolution pulse shrinking time-to-digital converter with completion detection utilizing built-in offset pulse,” in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2016, pp. 313–316" }, { "key": "ref12", "doi": "10.1109/82.868466", "unstructured": "P. Chen, S.-I. Liu, and J. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954–958, Sep. 2000" }, { "key": "ref13", "doi": "10.1109/jssc.2006.874281", "unstructured": "J.-P. Jansson, A. Mäntyniemi, and J. Kostamovaara, “A CMOS time-to-digital converter with better than 10 ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286–1296, Jun. 2006" }, { "key": "ref14", "doi": "10.1109/vlsid.2006.28", "unstructured": "V. Ramakrishnan and P. T. Balsara, “A wide-range, high-resolution,compact, CMOS time to digital converter,” in Proc. 19th Int. Conf. VLSI Design (VLSID), Jan. 2006, pp. 197–202" }, { "key": "ref15", "doi": "10.1007/978-90-481-8628-0", "unstructured": "S. Henzler, Time-to-Digital Converters. Amsterdam, The Netherlands: Springer, 2010. 193 | 10 194 | 10" } ], "record": { "registrant": "Longman Publishers", "registered": "2026-09-10", "updated": "2026-09-20", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/344", "sha256_before": null, "sha256_after": "5da41b4bbd0a848681f3181c3ff39876c9808dc975b95cac857005068698fe25" }, { "seq": 2, "kind": "update", "at": "2026-09-29 23:59:57", "by": "Administrator (admin)", "by_kind": "user", "note": "record re-read from api.crossref.org", "changes": [ { "path": "container.titles.0.value", "from": "Journal of Science & Technology", "to": "Journal of Science & Technology" } ], "record_after": { "format": "smartscholars-doi-metadata/1.0", "doi": "10.46243/jst.2021.v6.i01.pp185-194", "referent": "Creation", "type": "JournalArticle", "structural_type": "Digital", "modes": [ "Visual" ], "characters": [ "Language" ], "titles": [ { "value": "TWO-STEP TDC CMOS RESOLUTION WITH BUILT-IN COARSE GAIN CALIBRATION BY PULSE-SHRINKING FINE STAGE", "type": "PrincipalTitle", "lang": "en" } ], "identifiers": [ { "type": "DOI", "value": "10.46243/jst.2021.v6.i01.pp185-194" } ], "agents": [ { "role": "author", "name": { "given": "", "family": "Dr.RANGANAHAN" }, "sequence": "first" }, { "role": "author", "name": { "given": "Dr.EDARA", "family": "KRISHNA REDDY" }, "sequence": "additional" }, { "role": "author", "name": { "given": "Dr.SHIVA", "family": "SUBRAMANIAN" }, "sequence": "additional" }, { "role": "author", "name": { "given": "G", "family": "PRAKASH" }, "sequence": "additional" }, { "role": "author", "name": { "given": "K", "family": "ESWARAIAH" }, "sequence": "additional" }, { "role": "author", "name": { "given": "Dr.P", "family": "ADAIKALAKUMAR" }, "sequence": "additional" }, { "role": "publisher", "name": { "org": "Longman Publishers" } } ], "dates": { "published": "2021-01-03", "date_type": "PublicationDate", "online": "2021-01-03" }, "language": "en", "container": { "type": "Journal", "titles": [ { "value": "Journal of Science & Technology", "type": "PrincipalTitle" } ], "identifiers": [ { "type": "ISSN", "value": "2456-5660", "medium": "electronic" } ], "volume": "06", "issue": "01", "pages": { "first": "185", "last": "194" } }, "links": [ { "url": "https://www.jst.org.in/index.php/pub/article/view/344", "return_type": "text/html", "primary": true }, { "url": "https://www.jst.org.in/index.php/pub/article/download/344/306", "purpose": "text-mining", "return_type": "application/pdf" }, { "url": "https://www.jst.org.in/index.php/pub/article/download/344/2915", "purpose": "text-mining", "return_type": "application/xml" }, { "url": "https://www.jst.org.in/index.php/pub/article/view/344/306", "purpose": "similarity-checking" } ], "abstract": { "value": "This article proposes a computerized converter (TDC) solution that can meet a broad range of knowledge and fine-time goals at the same time. The proposed TDC utilizes a beat contracting (PS) plot for a precise target and two-advance (TS) engineering for a larger range in the second phase. The suggested PS TDC solves the undesired non-uniform contracting rate issue that plagues conventional PS TDCs by using an assumed counterbalance beat and a balance beat width detecting method. Due to sign spread and extension fraud between coarse and fine phases, the proposed TS architecture achieves nonlinearity with a few methods, resulting in an inferred coarse increase adjustment mechanism. The replication findings in a 0.18-m normal CMOS innovation show 2.0-ps targetsand 16-piece go connected to 130-ns input time interim of 0.08-mm2 area in a TDC modification. With an 18.0 maws 1.8-V supply, it has a single-shot accuracy of 1.44 ps and operates at 3.3 MS/s.", "lang": "en" }, "license": { "url": "https://creativecommons.org/licenses/by/4.0", "start": "2021-01-03", "applies_to": "vor" }, "references": [ { "key": "ref1", "doi": "10.1109/jssc.2004.836345", "unstructured": "R. B. Staszewski et al., “All-digital TX frequency synthesizer anddiscrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, Dec. 2004" }, { "key": "ref2", "doi": "10.1587/elex.15.20182001", "unstructured": "K. Asada, T. Nakura, T. Iizuka, and M. Ikeda, “Time-domain approach for analog circuits in deep sub-micron LSI,” IEICE Electron. Express, vol. 15, no. 6, pp. 1–21, 2018" }, { "key": "ref3", "doi": "10.1109/19.650815", "unstructured": "P. Palojärvi, K. Määttä, and J. Kostamovaara, “Integrated time-of-flight laser radar,” IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996–999, Aug. 1997" }, { "key": "ref4", "doi": "10.1109/isec.2013.6604259", "unstructured": "K. Sano et al., “Design and high-speed tests of a single-flux-quantum time-to-digital converter for time-of-flight mass spectrometry,” in Proc. IEEE 14th Int. Superconductive Electron. Conf. (ISEC), Jul. 2013, pp. 1–3" }, { "key": "ref5", "doi": "10.1109/jssc.2015.2496788", "unstructured": "M.-W. Seo et al., “A 10 ps time-resolution CMOS image sensor withtwo-tap true-CDS lock-in pixels for fluorescence lifetime imaging,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 141–154, Jan. 2016" }, { "key": "ref6", "doi": "10.1109/tcsi.2014.2304656", "unstructured": "Y. Kim and T. W. Kim, “An 11 b 7 ps resolution two-step time-to digital converter with 3-D Vernier space,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326–2336, Aug. 2014" }, { "key": "ref7", "doi": "10.1109/jssc.2010.2047435", "unstructured": "L. Vercesi, A. Liscidini, and R. Castello, “Two-dimensions Vernier time-to-digital converter,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1504–1512, Aug. 2010" }, { "key": "ref8", "doi": "10.1109/tcsi.2012.2215737", "unstructured": "B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, “A high-linearity,17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 557–569, Mar. 2013" }, { "key": "ref9", "doi": "10.1016/j.mejo.2015.06.016", "unstructured": "C.-T. Ko, K.-P. Pun, and A. Gothenberg, “A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration,” Microelectron. J., vol. 46, no. 12, pp. 1469–1480, Dec. 2015" }, { "key": "ref10", "doi": "10.1109/tcsii.2013.2296192", "unstructured": "C.-C. Chen, S.-H. Lin, and C.-S. Hwang, “An area-efficient CMOS timeto- digital converter based on a pulse-shrinking scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014" }, { "key": "ref11", "doi": "10.1109/asscc.2016.7844198", "unstructured": "T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A fine-resolution pulse shrinking time-to-digital converter with completion detection utilizing built-in offset pulse,” in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2016, pp. 313–316" }, { "key": "ref12", "doi": "10.1109/82.868466", "unstructured": "P. Chen, S.-I. Liu, and J. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954–958, Sep. 2000" }, { "key": "ref13", "doi": "10.1109/jssc.2006.874281", "unstructured": "J.-P. Jansson, A. Mäntyniemi, and J. Kostamovaara, “A CMOS time-to-digital converter with better than 10 ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286–1296, Jun. 2006" }, { "key": "ref14", "doi": "10.1109/vlsid.2006.28", "unstructured": "V. Ramakrishnan and P. T. Balsara, “A wide-range, high-resolution,compact, CMOS time to digital converter,” in Proc. 19th Int. Conf. VLSI Design (VLSID), Jan. 2006, pp. 197–202" }, { "key": "ref15", "doi": "10.1007/978-90-481-8628-0", "unstructured": "S. Henzler, Time-to-Digital Converters. Amsterdam, The Netherlands: Springer, 2010. 193 | 10 194 | 10" } ], "record": { "registrant": "Longman Publishers", "registered": "2026-09-10", "updated": "2026-09-20", "issue_number": 1, "source": "crossref-api", "source_agency": "Crossref (member 25296)" } }, "url_after": "https://www.jst.org.in/index.php/pub/article/view/344", "sha256_before": "5da41b4bbd0a848681f3181c3ff39876c9808dc975b95cac857005068698fe25", "sha256_after": "df0a494523ae7ddf63ee69c40b9b7d6f40859832f901d7e89b175420f0705de7" } ] }